The patent badge is an abbreviated version of the USPTO patent document. The patent badge does contain a link to the full patent document.

The patent badge is an abbreviated version of the USPTO patent document. The patent badge covers the following: Patent number, Date patent was issued, Date patent was filed, Title of the patent, Applicant, Inventor, Assignee, Attorney firm, Primary examiner, Assistant examiner, CPCs, and Abstract. The patent badge does contain a link to the full patent document (in Adobe Acrobat format, aka pdf). To download or print any patent click here.

Date of Patent:
Jun. 17, 2003

Filed:

Jul. 24, 2001
Applicant:
Inventor:

Han-Ping Pu, Taipei, TW;

Attorney:
Primary Examiner:
Assistant Examiner:
Int. Cl.
CPC ...
H05K 7/02 ;
U.S. Cl.
CPC ...
H05K 7/02 ;
Abstract

A low-profile multi-chip module is provided, wherein two or more chips are integrated in a package unit connected to a printed circuit board (PCB), to provide a manifold level of functionality and data storage capacity. The multi-chip module includes at least a first chip and a second chip connected to a predetermined position on an active surface of the first chip by chip-on-chip technology, allowing the active surface of the first chip to be further mounted to a substrate by flip-chip technology. The substrate is attached to the PCB by surface-mount technology, and interposed between the first chip and the PCB. At least a passive component is mounted on the PCB at a position beside the substrate and underneath the second chip. This structure allows the use of a PCB having a smaller layout area for implementing the multi-chip module, thereby desirably reducing the overall structural profile.


Find Patent Forward Citations

Pu, Han-Ping. (2003). Low-profile multi-chip module (U.S. Patent No. 6580618). U.S. Patent and Trademark Office. https://idiyas.com/patent/badge/6580618

Data source: USPTO (United States Patent and Trademark Office) public patent records. Weekly synchronization. How IDiyas builds this profile

Loading…