The patent badge is an abbreviated version of the USPTO patent document. The patent badge does contain a link to the full patent document.

The patent badge is an abbreviated version of the USPTO patent document. The patent badge covers the following: Patent number, Date patent was issued, Date patent was filed, Title of the patent, Applicant, Inventor, Assignee, Attorney firm, Primary examiner, Assistant examiner, CPCs, and Abstract. The patent badge does contain a link to the full patent document (in Adobe Acrobat format, aka pdf). To download or print any patent click here.

Date of Patent:
Oct. 10, 2000

Filed:

Oct. 28, 1997
Applicant:
Inventors:

Shigeru Harada, Itami, JP;

Kenji Kishibe, Itami, JP;

Akira Ihisa, Itami, JP;

Hiroshi Mochizuki, Itami, JP;

Eisuke Tanaka, Itami, JP;

Assignee:
Attorney:
Primary Examiner:
Assistant Examiner:
Int. Cl.
CPC ...
H01L / ; H01L / ; H01L / ;
U.S. Cl.
CPC ...
257740 ; 257748 ; 257750 ; 257753 ; 257758 ; 257763 ; 257764 ; 257765 ; 257766 ; 257771 ; 257774 ; 257908 ; 257915 ; 257767 ;
Abstract

A semiconductor integrated circuit structure includes a semiconductor substrate; an electronic element disposed in the substrate; a first electrically insulating layer disposed on the substrate and the electronic element; a first electrically conducting interconnection layer electrically connected to the electronic element and disposed at least partly on the first electrically insulating layer; a second electrically insulating layer disposed on the first electrically conducting interconnection layer; a second electrically conducting interconnection layer disposed on the second electrically insulating layer; and a through-hole penetrating the second electrically insulating layer to the first electrically conducting interconnection layer, part of the second interconnection layer being disposed within the through-hole and contacting the first electrically conducting interconnection layer wherein the first electrically conducting interconnection layer includes a current barrier including at least one opening in the first electrically conducting interconnection layer proximate the through-hole extending to the first electrically insulating layer and filled with part of the second electrically insulating layer, constraining current flowing between the first and second electrically conducting interconnection layers to flow around the current barrier. A method of making a semiconductor integrated circuit interconnection structure includes forming an active electronic element in a semiconductor substrate; forming a first electrically insulating layer on the electronic element and the semiconductor substrate; forming a first electrically conducting interconnection layer electrically connected to the electronic element, at least partially disposed on the first electrically insulating layer, and including at least one opening extending to the first electrically insulating layer; forming a second electrically insulating layer on the first electrically conducting interconnection layer and filling the opening, thereby forming a barrier to the flow of current in a region of the first electrically conducting interconnection layer; forming a throughhole extending through the second electrically insulating layer to the first electrically conducting interconnection layer proximate the opening; and depositing a second electrically conducting interconnection layer on the second electrically insulating layer and in the through-hole, electrically contacting the first electrically conducting interconnection layer.


Find Patent Forward Citations

Loading…