Method to reveal the architecture of multilayer interconnectors in

Abstract

A new method of preparing for inspection a wafer having multilayer interconnections is described. Semiconductor device structures having multilayer interconnections are provided in and on a semiconductor substrate wherein the multilayer interconnections comprise alternating layers of oxide interlevel dielectric layers and conducting layers and wherein interconnections are made between the conducting layers through the interlevel dielectric layers and wherein a non-oxide passivation layer overlies the topmost dielectric layer. The non-oxide passivation layer is removed and an oxide passivation layer is deposited overlying the topmost dielectric layer. The oxide passivation layer and interlevel dielectric layers and conducting layers are cut through to expose a sidewall to reveal the multilayer interconnections. The interlevel dielectric layers between conducting layers in the area of the exposed sidewall are removed to complete preparation for observing the semiconductor wafer having multilayer interconnections.