The patent badge is an abbreviated version of the USPTO patent document. The patent badge does contain a link to the full patent document.

The patent badge is an abbreviated version of the USPTO patent document. The patent badge covers the following: Patent number, Date patent was issued, Date patent was filed, Title of the patent, Applicant, Inventor, Assignee, Attorney firm, Primary examiner, Assistant examiner, CPCs, and Abstract. The patent badge does contain a link to the full patent document (in Adobe Acrobat format, aka pdf). To download or print any patent click here.

Date of Patent:
Jan. 27, 1998

Filed:

Mar. 26, 1996
Applicant:
Inventors:

Keng L Wong, Portland, OR (US);

Roshan Fernando, Portland, OR (US);

Assignee:

Intel Corporation, Santa Clara, CA (US);

Attorney:
Primary Examiner:
Int. Cl.
CPC ...
H03K / ;
U.S. Cl.
CPC ...
365226 ; 365227 ; 365229 ; 326 93 ; 326 95 ;
Abstract

An apparatus and a method for embedding a dynamic state machine in a static integrated circuit environment. A static integrated circuit environment which is capable of suspending operation during a power down clock-stopped condition and resuming operation from a stored state at the conclusion of the power down condition is combined with a dynamic state machine featuring dynamic latches embedded in the static integrated circuit environment. The disclosed dynamic state machine is also configured to suspend operation during the power down condition and resume operation after the power down condition from the stored stated. In addition, both the static integrated circuit environment and the embedded dynamic state machine draw minimal power during the power down condition. With the dynamic state machine embedded in the static integrated circuit environment of the present invention, faster overall circuit operation is realized with less clock capacitance, with less integrated circuit area utilized as well as reduced power consumption.


Find Patent Forward Citations

Loading…