The patent badge is an abbreviated version of the USPTO patent document. The patent badge does contain a link to the full patent document.
The patent badge is an abbreviated version of the USPTO patent document. The patent badge covers the following: Patent number, Date patent was issued, Date patent was filed, Title of the patent, Applicant, Inventor, Assignee, Attorney firm, Primary examiner, Assistant examiner, CPCs, and Abstract. The patent badge does contain a link to the full patent document (in Adobe Acrobat format, aka pdf). To download or print any patent click here.
Patent No.:
Date of Patent:
Jan. 19, 1993
Filed:
Dec. 21, 1990
Gerald L Frenkil, Brookline, MA (US);
VLSI Technology, Inc., San Jose, CA (US);
Abstract
A testable power-on-reset circuit allows the reset of an electronic device without de-coupling a power signal from the electronic device. The testable power-on-reset circuit includes reset circuitry, a buffer and a buffer controller. The reset circuitry includes a reset power line on which is placed a reset power signal. The reset circuitry also includes a reset output upon which the reset circuitry places a first reset signal value responsive to the reset circuitry initially detecting the reset power signal on the reset power line and upon which the reset circuitry places a second reset signal value responsive to a period of time passing from the reset circuitry initially detecting the reset power signal on the reset power line. When it is desired to test the reset of the electronic device, the buffer controller, in response to a predetermined condition, causes the buffer to remove the reset power signal from the reset power line of the reset circuitry. The reset circuitry, in response to the removal of the reset power signal from the reset power line, removes the second reset signal value from the reset output. When the predetermined condition is removed, the buffer control causes the buffer to restore the reset power signal to the reset power line. Then, the electronic device performs a reset in response to the first reset signal value being placed on the reset output and completes the reset when the second reset signal value is placed on the reset output.