The patent badge is an abbreviated version of the USPTO patent document. The patent badge does contain a link to the full patent document.
The patent badge is an abbreviated version of the USPTO patent document. The patent badge covers the following: Patent number, Date patent was issued, Date patent was filed, Title of the patent, Applicant, Inventor, Assignee, Attorney firm, Primary examiner, Assistant examiner, CPCs, and Abstract. The patent badge does contain a link to the full patent document (in Adobe Acrobat format, aka pdf). To download or print any patent click here.
Patent No.:
Date of Patent:
May. 19, 1992
Filed:
Sep. 04, 1990
Cheng P Wen, Mission Viejo, CA (US);
Gregory S Mendolia, Torrance, CA (US);
Mario Siracusa, Fountain Valley, CA (US);
Joseph J Maieron, Kokomo, IN (US);
William D Higdon, Greentown, IN (US);
John J Wooldridge, Manhattan Beach, CA (US);
Jon Gulick, Hawthrone, CA (US);
Hughes Aircraft Company, Los Angeles, CA (US);
Delco Electronics Corporation, Kokomo, IN (US);
Abstract
A microwave radar transceiver assembly (30) includes a monolithic microwave integrated circuit (MMIC) chip (58) having a coplanar waveguide transmssion lines (100, 102, 104) formed on the same surface (58a) as the electronic elements thereof. Coplanar waveguide transmission lines (68, 70, 72) are also formed on a surface (62a) of a substrate (62). The transceiver chip (58), in addition to other chips (56, 60), are mounted on the substrate (62) in a flip-chip arrangement, with the respective surfaces (58a, 62a) on which the transmission lines (100, 102, 104; 68, 70, 72) are formed facing each other. Electrically conductive bumps (106, 108, 110) are formed on portions of the transmission lines (100, 102, 104) of the chips (56, 58, 60) which are to be interconneced with the transmission lines (68, 70, 72) of the substrate (62), and solder (114) is formed on the portions of the transmission line (68, 70, 72) of the substrate (62) which are to be interconnected with the transmission lines (100, 102, 104) of the chips (56, 68, 60). The bumps (106, 108, 110) provide spacing between the mating surfaces (58a, 62a) of the substrate (62) and chips (56, 68, 60), and isolation between electronic elements on the chips (56, 58, 60).