logo

For the Inventor, By the Inventor

The patent badge is an abbreviated version of the USPTO patent document. The patent badge does contain a link to the full patent document.

The patent badge is an abbreviated version of the USPTO patent document. The patent badge covers the following: Patent number, Date patent was issued, Date patent was filed, Title of the patent, Applicant, Inventor, Assignee, Attorney firm, Primary examiner, Assistant examiner, CPCs, and Abstract. The patent badge does contain a link to the full patent document (in Adobe Acrobat format, aka pdf). To download or print any patent click here.

Patent No.:

US 12784833 B1

PDFFull Text
Date of Patent:
Nov. 03, 2026

Filed:

May. 01, 2024

Memory array structures and methods of their fabrication

Applicant:

Micron Technology, Inc., Boise, ID (US);

Inventors:

Paolo Tessariol, Arcore, IT;

Richard J. Hill, Boise, ID (US);

Aaron S. Yip, Los Gatos, CA (US);

Kunal Parekh, Boise, ID (US);

Assignee:

Micron Technology, Inc., Boise, ID (US);

Attorney:

Dicke, Billig & Czaja, PLLC

Primary Examiner:

Amir Zarabian

Int. Cl.
CPC ...
G11C 16/04 (2006.01); G11C 5/06 (2006.01); H10B 41/10 (2023.01); H10B 41/27 (2023.01); H10B 41/35 (2023.01); H10B 43/10 (2023.01); H10B 43/27 (2023.01); H10B 43/35 (2023.01); H10D 30/68 (2025.01); H10D 30/69 (2025.01);
U.S. Cl.
CPC ...
G11C 16/0483 (2013.01); G11C 5/063 (2013.01); H10B 41/10 (2023.02); H10B 41/27 (2023.02); H10B 41/35 (2023.02); H10B 43/10 (2023.02); H10B 43/27 (2023.02); H10B 43/35 (2023.02); H10D 30/681 (2025.01); H10D 30/691 (2025.01);
Abstract

Memory array structures might include a data line, a common source, and a plurality of sub-blocks of memory cells selectively connected to the data line and to the common source. Sub-blocks of memory cells might include memory cells formed to be around channel material structures, and might include isolation of source-side select lines of adjacent sub-blocks of memory cells. Methods are included for forming such memory array structures.

Find Patent Forward Citations

Quick Actions:

Tessariol, Paolo. (2026). Memory array structures and methods of their fabrication (U.S. Patent No. 12784833). U.S. Patent and Trademark Office. https://idiyas.com/patent/badge/12784833

Data source: USPTO (United States Patent and Trademark Office) public patent records. Weekly synchronization. How IDiyas builds this profile

Loading…