The patent badge is an abbreviated version of the USPTO patent document. The patent badge does contain a link to the full patent document.

The patent badge is an abbreviated version of the USPTO patent document. The patent badge covers the following: Patent number, Date patent was issued, Date patent was filed, Title of the patent, Applicant, Inventor, Assignee, Attorney firm, Primary examiner, Assistant examiner, CPCs, and Abstract. The patent badge does contain a link to the full patent document (in Adobe Acrobat format, aka pdf). To download or print any patent click here.

Date of Patent:
Nov. 03, 2026

Filed:

Feb. 07, 2024
Applicant:

Macronix International Co., Ltd., Hsinchu, TW;

Inventors:

Yu-Hsuan Lin, Taichung City, TW;

Feng-Min Lee, Hsinchu City, TW;

Assignee:
Attorney:
Primary Examiner:
Int. Cl.
CPC ...
G11C 7/10 (2006.01);
U.S. Cl.
CPC ...
G11C 7/1069 (2013.01); G11C 7/1039 (2013.01); G11C 7/109 (2013.01);
Abstract

A three-dimensional (3D) memory device comprising a 3D memory array, an encoding circuit, a sensing circuit and a processing circuit is provided in present disclosure. The 3D memory array comprises multiple two-dimensional (2D) memory arrays and is configured to receive multiple input voltages and output multiple output currents. Each 2D memory array comprises multiple memory cells and a four-array-side edge. The encoding circuit and the sensing circuit are coupled to the processing circuit and the four-array-side edge, and respectively configured to input the input voltages and receive the output currents. The processing circuit is configured to perform an in-memory-computing according to the input voltages and the output currents. The four-array-side edge has multiple array sides. When one of the array sides is configured to receive the input voltages, another is configured to output the output currents, wherein the one of the array sides is not parallel to the another.


Find Patent Forward Citations

Quick Actions:

Lin, Yu-Hsuan. (2026). Three-dimensional memory device, computing circuit and computing method (U.S. Patent No. 12784786). U.S. Patent and Trademark Office. https://idiyas.com/patent/badge/12784786

Data source: USPTO (United States Patent and Trademark Office) public patent records. Weekly synchronization. How IDiyas builds this profile

Loading…