The patent badge is an abbreviated version of the USPTO patent document. The patent badge does contain a link to the full patent document.

The patent badge is an abbreviated version of the USPTO patent document. The patent badge covers the following: Patent number, Date patent was issued, Date patent was filed, Title of the patent, Applicant, Inventor, Assignee, Attorney firm, Primary examiner, Assistant examiner, CPCs, and Abstract. The patent badge does contain a link to the full patent document (in Adobe Acrobat format, aka pdf). To download or print any patent click here.

Date of Patent:
Oct. 20, 2026

Filed:

Oct. 30, 2023
Applicant:

Mediatek Inc., Hsinchu City, TW;

Inventors:

Che-Hung Kuo, Hsinchu City, TW;

Chun-Yin Lin, Hsinchu City, TW;

Assignee:

MEDIATEK INC., Hsinchu City, TW;

Attorney:
Primary Examiner:
Int. Cl.
CPC ...
H10W 40/22 (2026.01); H10W 70/685 (2026.01); H10W 74/10 (2026.01); H10W 90/00 (2026.01); H10W 70/60 (2026.01); H10W 72/00 (2026.01); H10W 90/20 (2026.01);
U.S. Cl.
CPC ...
H10W 40/22 (2026.01); H10W 70/685 (2026.01); H10W 74/121 (2026.01); H10W 90/00 (2026.01); H10W 70/60 (2026.01); H10W 72/877 (2026.01); H10W 90/288 (2026.01); H10W 90/722 (2026.01); H10W 90/725 (2026.01); H10W 90/734 (2026.01); H10W 90/736 (2026.01); H10W 90/754 (2026.01); H10W 90/792 (2026.01); H10W 90/794 (2026.01);
Abstract

A semiconductor package structure includes a first redistribution layer, a first semiconductor die, a second semiconductor die, a thermal spreader, a molding material, and a second redistribution layer. The first semiconductor die and the second semiconductor die are disposed side-by-side over the first redistribution layer. The thermal spreader vertically overlaps with the first semiconductor die and/or the second semiconductor die. The molding material surrounds the thermal spreader, the first semiconductor die and the second semiconductor die. The second redistribution layer is disposed over the molding material.


Find Patent Forward Citations

Quick Actions:

Kuo, Che-Hung. (2026). Semiconductor package structure (U.S. Patent No. 12772842). U.S. Patent and Trademark Office. https://idiyas.com/patent/badge/12772842

Data source: USPTO (United States Patent and Trademark Office) public patent records. Weekly synchronization. How IDiyas builds this profile

Loading…