The patent badge is an abbreviated version of the USPTO patent document. The patent badge does contain a link to the full patent document.

The patent badge is an abbreviated version of the USPTO patent document. The patent badge covers the following: Patent number, Date patent was issued, Date patent was filed, Title of the patent, Applicant, Inventor, Assignee, Attorney firm, Primary examiner, Assistant examiner, CPCs, and Abstract. The patent badge does contain a link to the full patent document (in Adobe Acrobat format, aka pdf). To download or print any patent click here.

Date of Patent:
Oct. 13, 2026

Filed:

Mar. 14, 2024
Applicant:

Taiwan Semiconductor Manufacturing Company, Ltd., Hsinchu, TW;

Inventors:

Yun-Feng Kao, New Taipei City, TW;

Katherine H Chiang, New Taipei City, TW;

Attorney:
Primary Examiner:
Int. Cl.
CPC ...
H10B 51/40 (2023.01); G11C 11/22 (2006.01); H03K 19/20 (2006.01); H10B 51/10 (2023.01); H10B 51/30 (2023.01); H10D 30/69 (2025.01); H10D 64/23 (2025.01); H10D 64/27 (2025.01); H10D 64/68 (2025.01);
U.S. Cl.
CPC ...
H10B 51/40 (2023.02); G11C 11/223 (2013.01); G11C 11/2275 (2013.01); H10B 51/30 (2023.02); H10D 30/701 (2025.01); H10D 64/258 (2025.01); H10D 64/512 (2025.01); H10D 64/689 (2025.01); H03K 19/20 (2013.01); H10B 51/10 (2023.02);
Abstract

An active device, a semiconductor device and a logic gate are provided. The active device includes: a channel layer; a top source/drain electrode, disposed at a top side of the channel layer; a first bottom source/drain electrode and a second bottom source/drain electrode, disposed at a bottom side of the channel layer; a first gate structure and a second gate structure, located between the top source/drain electrode and the first bottom source/drain electrode, wherein the first gate structure comprises a non-ferroelectric dielectric layer, and the second gate structure comprises a ferroelectric layer; and a third gate structure and a fourth gate structure, located between the top source/drain electrode and the second bottom source/drain electrode, wherein the third gate structure comprises a non-ferroelectric dielectric layer, and the fourth gate structure comprises a ferroelectric layer.


Find Patent Forward Citations

Quick Actions:

Kao, Yun-Feng. (2026). Back-end active device and logic gate (U.S. Patent No. 12764967). U.S. Patent and Trademark Office. https://idiyas.com/patent/badge/12764967

Data source: USPTO (United States Patent and Trademark Office) public patent records. Weekly synchronization. How IDiyas builds this profile

Loading…