The patent badge is an abbreviated version of the USPTO patent document. The patent badge does contain a link to the full patent document.

The patent badge is an abbreviated version of the USPTO patent document. The patent badge covers the following: Patent number, Date patent was issued, Date patent was filed, Title of the patent, Applicant, Inventor, Assignee, Attorney firm, Primary examiner, Assistant examiner, CPCs, and Abstract. The patent badge does contain a link to the full patent document (in Adobe Acrobat format, aka pdf). To download or print any patent click here.

Date of Patent:
Oct. 06, 2026

Filed:

Oct. 21, 2020
Applicant:

International Business Machines Corporation, Armonk, NY (US);

Inventors:

Arnon Amir, San Jose, CA (US);

Andrew Stephen Cassidy, San Jose, CA (US);

Nathaniel Joseph Mcclatchey, San Jose, CA (US);

Jun Sawada, Austin, TX (US);

Dharmendra S. Modha, San Jose, CA (US);

Rathinakumar Appuswamy, San Jose, CA (US);

Attorney:
Primary Examiner:
Assistant Examiner:
Int. Cl.
CPC ...
G06N 3/08 (2023.01); G06F 17/10 (2006.01);
U.S. Cl.
CPC ...
G06N 3/08 (2013.01); G06F 17/10 (2013.01);
Abstract

Chips supporting constant time program control of nested loops are provided. In various embodiments, a chip comprises at least one arithmetic-logic computing unit and a controller operatively coupled to the at least one arithmetic-logic computing unit. The controller is configured according to a program configuration, the program configuration comprising at least one inner loop and at least one outer loop. The controller is configured to cause the at least one arithmetic computing unit to execute a plurality of operations according to the program configuration. The controller is configured to maintain at least a first loop counter and a second loop counter, the first loop counter configured to count a number of executed iterations of the at least one outer loop, and the second loop counter configured to count a number of executed iterations of the at least one inner loop. The controller is configured to provide a first indication of whether the first loop counter corresponds to a last iteration and a second indication of whether the second loop counter corresponds to a last iteration. The controller is configured to alternatively increment, reset, or maintain each of the first and second loop counters according to the first and second indications.


Find Patent Forward Citations

Loading…