The patent badge is an abbreviated version of the USPTO patent document. The patent badge does contain a link to the full patent document.

The patent badge is an abbreviated version of the USPTO patent document. The patent badge covers the following: Patent number, Date patent was issued, Date patent was filed, Title of the patent, Applicant, Inventor, Assignee, Attorney firm, Primary examiner, Assistant examiner, CPCs, and Abstract. The patent badge does contain a link to the full patent document (in Adobe Acrobat format, aka pdf). To download or print any patent click here.

Date of Patent:
May. 05, 2026

Filed:

Jun. 22, 2025
Applicant:

Monolithic 3d Inc., Klamath Falls, OR (US);

Inventor:

Zvi Or-Bach, Haifa, IL;

Assignee:

Monolithic 3D Inc., Allen, TX (US);

Attorneys:
Primary Examiner:
Int. Cl.
CPC ...
H10D 30/60 (2025.01); G11C 11/404 (2006.01); G11C 11/4097 (2006.01); G11C 11/412 (2006.01); G11C 16/02 (2006.01); G11C 16/04 (2006.01); H10B 10/00 (2023.01); H10B 12/00 (2023.01); H10B 43/20 (2023.01); H10B 63/00 (2023.01); H10B 69/00 (2023.01); H10D 30/69 (2025.01);
U.S. Cl.
CPC ...
H10D 30/60 (2025.01); G11C 11/404 (2013.01); G11C 11/4097 (2013.01); G11C 16/02 (2013.01); H10B 10/12 (2023.02); H10B 12/20 (2023.02); H10B 43/20 (2023.02); H10B 63/30 (2023.02); H10B 69/00 (2023.02); H10D 30/711 (2025.01); G11C 11/412 (2013.01); G11C 16/0483 (2013.01); G11C 2213/71 (2013.01);
Abstract

A 3D semiconductor device, the device including: a first level including single crystal first transistors, a first metal layer, and a first isolation layer; a second level including second transistors and a second isolation layer, where the first level is overlaid by the second level; a third level including single crystal third transistors, where the second level is overlaid by the third level, where the third level includes a third isolation layer, and where the third level is bonded to the second level; a power delivery path to the second transistors, where at least a portion of the power delivery path is connected to at least one of the first transistors; and a plurality of capacitors, where the single crystal first transistors or the second transistors include at least two FinFet transistors, and where two of the at least two FinFet transistors have different threshold voltages (Vt).


Find Patent Forward Citations

Loading…