The patent badge is an abbreviated version of the USPTO patent document. The patent badge does contain a link to the full patent document.

The patent badge is an abbreviated version of the USPTO patent document. The patent badge covers the following: Patent number, Date patent was issued, Date patent was filed, Title of the patent, Applicant, Inventor, Assignee, Attorney firm, Primary examiner, Assistant examiner, CPCs, and Abstract. The patent badge does contain a link to the full patent document (in Adobe Acrobat format, aka pdf). To download or print any patent click here.

Date of Patent:
Feb. 24, 2026

Filed:

Oct. 20, 2022
Applicant:

Fuji Electric Co., Ltd., Kanagawa, JP;

Inventors:

Takane Yamada, Matsumoto, JP;

Masayuki Momose, Matsumoto, JP;

Naoki Kuneshita, Matsumoto, JP;

Assignee:

FUJI ELECTRIC CO., LTD., Kanagawa, JP;

Attorney:
Primary Examiner:
Assistant Examiner:
Int. Cl.
CPC ...
H01L 21/322 (2006.01); H01L 23/544 (2006.01);
U.S. Cl.
CPC ...
H01L 21/3225 (2013.01); H01L 23/544 (2013.01); H01L 2223/54493 (2013.01);
Abstract

Provided is a semiconductor device manufacturing method including a process of annealing a semiconductor wafer in a state in which a supported portion on a lower surface of the semiconductor wafer is supported by using a supporting portion, wherein the supported portion includes one or a plurality of supporting portions and the supporting portion includes one or a plurality of supporting portions, the method comprising: forming impurity regions including a first impurity in a region which is overlapped with the supported portion in a top view and which is apart from an edge of the semiconductor wafer; annealing the semiconductor wafer in a state in which the lower surface of the semiconductor wafer is supported by the supporting portion; and removing the impurity regions by removing a region including the lower surface of the semiconductor wafer.


Find Patent Forward Citations

Quick Actions:

Yamada, Takane. (2026). Semiconductor device manufacturing method with slip suppressing impurity region (U.S. Patent No. 12563985). U.S. Patent and Trademark Office. https://idiyas.com/patent/badge/12563985

Data source: USPTO (United States Patent and Trademark Office) public patent records. Weekly synchronization. How IDiyas builds this profile

Loading…