The patent badge is an abbreviated version of the USPTO patent document. The patent badge does contain a link to the full patent document.

The patent badge is an abbreviated version of the USPTO patent document. The patent badge covers the following: Patent number, Date patent was issued, Date patent was filed, Title of the patent, Applicant, Inventor, Assignee, Attorney firm, Primary examiner, Assistant examiner, CPCs, and Abstract. The patent badge does contain a link to the full patent document (in Adobe Acrobat format, aka pdf). To download or print any patent click here.

Date of Patent:
Oct. 07, 2025

Filed:

Mar. 31, 2023
Applicant:

Advantest Corporation, Tokyo, JP;

Inventors:

Camilo Montenegro, San Jose, CA (US);

Mei-Mei Su, San Jose, CA (US);

Linden Hsu, San Jose, CA (US);

Assignee:
Attorney:
Primary Examiner:
Int. Cl.
CPC ...
G01R 31/28 (2006.01); G01R 31/317 (2006.01); G01R 31/319 (2006.01);
U.S. Cl.
CPC ...
G01R 31/2889 (2013.01); G01R 31/31727 (2013.01); G01R 31/31907 (2013.01);
Abstract

Efficient and effective testing systems and methods are presented. In one embodiment, a test system includes: a system comprising a test board configured to communicatively couple with a plurality of devices under test (DUTs), wherein the test board includes a functional/interface application specific integrated circuit (ASIC) component, and the test board includes a component configured to generate a simulated indication that a resource from a source external to the functional/interface ASIC is stable, and a tester configured to direct testing of the plurality of DUTs, wherein the tester is communicatively coupled to the functional/interface ASIC. In one embodiment the ASIC is a field programmable gate array (FPGA).


Find Patent Forward Citations

Loading…