The patent badge is an abbreviated version of the USPTO patent document. The patent badge does contain a link to the full patent document.

The patent badge is an abbreviated version of the USPTO patent document. The patent badge covers the following: Patent number, Date patent was issued, Date patent was filed, Title of the patent, Applicant, Inventor, Assignee, Attorney firm, Primary examiner, Assistant examiner, CPCs, and Abstract. The patent badge does contain a link to the full patent document (in Adobe Acrobat format, aka pdf). To download or print any patent click here.

Date of Patent:
Jul. 29, 2025

Filed:

Nov. 29, 2023
Applicant:

Lattice Semiconductor Corporation, Hillsboro, OR (US);

Inventors:

Maryam Shahbazi, Walnut Creek, CA (US);

Loren L. Mclaury, Hillsboro, OR (US);

Bradley A. Sharpe-Geisler, San Jose, CA (US);

Assignee:

Lattice Semiconductor Corporation, Hillsboro, OR (US);

Attorney:
Primary Examiner:
Int. Cl.
CPC ...
G06F 3/06 (2006.01);
U.S. Cl.
CPC ...
G06F 3/0625 (2013.01); G06F 3/0634 (2013.01); G06F 3/0673 (2013.01);
Abstract

Various techniques are provided for selectively operating a memory block in full power or half power modes. In one example, a system comprises a memory block configured to be selectively operated in a full power mode or a half power mode. The memory block comprises an input/output port. The memory block further comprises a first sub-block configured to be powered on during the full power mode and during the half power mode. The memory block further comprises a second sub-block configured to be powered on during the full power mode and powered off during the half power mode. The memory block further comprises routing hardware configured to pass data between the input/output port and the first and second sub-blocks. Additional systems and methods are also provided.


Find Patent Forward Citations

Loading…