The patent badge is an abbreviated version of the USPTO patent document. The patent badge does contain a link to the full patent document.

The patent badge is an abbreviated version of the USPTO patent document. The patent badge covers the following: Patent number, Date patent was issued, Date patent was filed, Title of the patent, Applicant, Inventor, Assignee, Attorney firm, Primary examiner, Assistant examiner, CPCs, and Abstract. The patent badge does contain a link to the full patent document (in Adobe Acrobat format, aka pdf). To download or print any patent click here.

Date of Patent:
Mar. 18, 2025

Filed:

Jan. 08, 2023
Applicant:

Changxin Memory Technologies, Inc., Hefei, CN;

Inventors:

Guifen Yang, Hefei, CN;

Sungsoo Chi, Hefei, CN;

Attorneys:
Primary Examiner:
Int. Cl.
CPC ...
G11C 7/02 (2006.01); G11C 11/4091 (2006.01);
U.S. Cl.
CPC ...
G11C 11/4091 (2013.01);
Abstract

A sense amplifier circuit architecture includes a first NMOS layout, a second NMOS layout, a first PMOS layout, a second PMOS layout, a first processing structure layout and a second processing structure layout. The first NMOS layout includes first N-type active layers and first gate layers discretely arranged on the first N-type active layers. The second NMOS layout includes second N-type active layers and second gate layers discretely arranged on the second N-type active layers. The first PMOS layout includes first P-type active layers and third gate layers discretely arranged on the first P-type active layers. The second PMOS layout includes second P-type active layers and fourth gate layers discretely arranged on the second P-type active layers. The first processing structure layout includes first active layers and a first isolation gate. The second processing structure layout includes second active layers and a second isolation gate.


Find Patent Forward Citations

Loading…