logo

For the Inventor, By the Inventor

The patent badge is an abbreviated version of the USPTO patent document. The patent badge does contain a link to the full patent document.

The patent badge is an abbreviated version of the USPTO patent document. The patent badge covers the following: Patent number, Date patent was issued, Date patent was filed, Title of the patent, Applicant, Inventor, Assignee, Attorney firm, Primary examiner, Assistant examiner, CPCs, and Abstract. The patent badge does contain a link to the full patent document (in Adobe Acrobat format, aka pdf). To download or print any patent click here.

Patent No.:

US 11450770 B1

PDFFull Text
Date of Patent:
Sep. 20, 2022

Filed:

Nov. 02, 2020

Structures and methods for reducing stress in three-dimensional memory device

Applicant:

Yangtze Memory Technologies Co., Ltd., Hubei, CN;

Inventors:

Jian Hua Sun, Hubei, CN;

Sizhe Li, Hubei, CN;

Ji Xia, Hubei, CN;

Qinxiang Wei, Hubei, CN;

Assignee:

Yangtze Memory Technologies Co., Ltd., Hubei, CN;

Attorney:

Sterne, Kessler, Goldstein & Fox P.L.L.C.

Primary Examiner:

Vu A Vu

Int. Cl.
CPC ...
H01L 29/78 (2006.01); H01L 23/00 (2006.01); G11C 16/04 (2006.01); H01L 27/11556 (2017.01); H01L 27/11582 (2017.01);
U.S. Cl.
CPC ...
H01L 29/7842 (2013.01); G11C 16/0441 (2013.01); G11C 16/0466 (2013.01); H01L 23/562 (2013.01); H01L 27/11556 (2013.01); H01L 27/11582 (2013.01);
Abstract

Embodiments of counter-stress structures and methods for forming the same are disclosed. The present disclosure describes a semiconductor wafer including a substrate having a dielectric layer formed thereon and a device region in the dielectric layer. The device region includes at least one semiconductor device. The semiconductor wafer further includes a sacrificial region adjacent to the device region, wherein the sacrificial region includes at least one counter-stress structure configured to counteract wafer stress formed in the device region.

Find Patent Forward Citations

Quick Actions:

Sun, Jian. (2022). Structures and methods for reducing stress in three-dimensional memory device (U.S. Patent No. 11450770). U.S. Patent and Trademark Office. https://idiyas.com/patent/badge/11450770

Data source: USPTO (United States Patent and Trademark Office) public patent records. Weekly synchronization. How IDiyas builds this profile

Loading…