The patent badge is an abbreviated version of the USPTO patent document. The patent badge does contain a link to the full patent document.

The patent badge is an abbreviated version of the USPTO patent document. The patent badge covers the following: Patent number, Date patent was issued, Date patent was filed, Title of the patent, Applicant, Inventor, Assignee, Attorney firm, Primary examiner, Assistant examiner, CPCs, and Abstract. The patent badge does contain a link to the full patent document (in Adobe Acrobat format, aka pdf). To download or print any patent click here.

Date of Patent:
Jul. 05, 2022

Filed:

Apr. 29, 2020
Applicant:

Ferroelectric Memory Gmbh, Dresden, DE;

Inventor:

Marko Noack, Dresden, DE;

Assignee:
Attorneys:
Primary Examiner:
Int. Cl.
CPC ...
G11C 16/12 (2006.01); G11C 16/26 (2006.01); G11C 16/30 (2006.01); G11C 5/14 (2006.01); G11C 7/10 (2006.01); G11C 11/22 (2006.01); G11C 8/08 (2006.01); G11C 7/12 (2006.01);
U.S. Cl.
CPC ...
G11C 16/12 (2013.01); G11C 5/145 (2013.01); G11C 5/147 (2013.01); G11C 7/1096 (2013.01); G11C 11/221 (2013.01); G11C 11/2297 (2013.01); G11C 16/26 (2013.01); G11C 16/30 (2013.01); G11C 7/12 (2013.01); G11C 8/08 (2013.01);
Abstract

In various aspects, a voltage supply circuit may include a first controlled voltage converter circuit including a first voltage converter and a first control circuit, wherein the first control circuit is configured to receive an input voltage and control the first voltage converter to output a first output voltage having a predefined relationship to the received input voltage; and a second controlled voltage converter circuit including a second voltage converter and a second control circuit, wherein the second control circuit is configured to receive the first output voltage and control the second voltage converter to output a second output voltage having a predefined relationship to the received first output voltage.


Find Patent Forward Citations

Quick Actions:

Noack, Marko. (2022). Voltage supply circuit, memory cell arrangement, and method for operating a memory cell arrangement (U.S. Patent No. 11380400). U.S. Patent and Trademark Office. https://idiyas.com/patent/badge/11380400

Data source: USPTO (United States Patent and Trademark Office) public patent records. Weekly synchronization. How IDiyas builds this profile

Loading…