The patent badge is an abbreviated version of the USPTO patent document. The patent badge does contain a link to the full patent document.

The patent badge is an abbreviated version of the USPTO patent document. The patent badge covers the following: Patent number, Date patent was issued, Date patent was filed, Title of the patent, Applicant, Inventor, Assignee, Attorney firm, Primary examiner, Assistant examiner, CPCs, and Abstract. The patent badge does contain a link to the full patent document (in Adobe Acrobat format, aka pdf). To download or print any patent click here.

Date of Patent:
Nov. 23, 2021

Filed:

Nov. 24, 2020
Applicant:

Nxp Usa, Inc., Austin, TX (US);

Inventors:

Maik Brett, Taufkirchen, DE;

Christian Tuschen, Holzkirchen, DE;

Sidhartha Taneja, New Delhi, IN;

Tejbal Prasad, Greater Noida, IN;

Saurabh Arora, Ghaziabad, IN;

Anurag Jain, Greater Noida, IN;

Pranshu Agrawal, New Delhi, IN;

Mukul Aggarwal, New Delhi, IN;

Ajay Sharma, Patiala, IN;

Assignee:

NXP USA, Inc., Austin, TX (US);

Attorney:
Primary Examiner:
Int. Cl.
CPC ...
G06F 9/30 (2018.01); G06F 9/38 (2018.01);
U.S. Cl.
CPC ...
G06F 9/30036 (2013.01); G06F 9/30065 (2013.01); G06F 9/30098 (2013.01); G06F 9/3836 (2013.01); G06F 9/3877 (2013.01);
Abstract

A method and circuit for a data processing system provide a hardware accelerator repeat control instruction (A) which is executed with a hardware accelerator instruction (B) to extract and latch repeat parameters from the hardware accelerator repeat control instruction, such as a repeat count value (RPT_CNT), a source address offset value (ADDR_INCR0), and a destination address offset value (ADDR_INCR1), and to generate a command to the hardware accelerator () to execute the hardware accelerator instruction a specified plurality of times based on instruction parameters from the hardware accelerator instruction by using the repeat count value to track how many times the hardware accelerator instruction is executed and by automatically generating, at each execution of the hardware accelerator instruction, additional source and destination addresses for the hardware accelerator from the repeat parameters until the hardware accelerator instruction has been executed the specified plurality of times by the hardware accelerator.


Find Patent Forward Citations

Loading…