The patent badge is an abbreviated version of the USPTO patent document. The patent badge does contain a link to the full patent document.

The patent badge is an abbreviated version of the USPTO patent document. The patent badge covers the following: Patent number, Date patent was issued, Date patent was filed, Title of the patent, Applicant, Inventor, Assignee, Attorney firm, Primary examiner, Assistant examiner, CPCs, and Abstract. The patent badge does contain a link to the full patent document (in Adobe Acrobat format, aka pdf). To download or print any patent click here.

Date of Patent:
Mar. 09, 2021

Filed:

Jun. 06, 2019
Applicant:

Micron Technology, Inc., Boise, ID (US);

Inventors:

Jason T. Zawodny, Grand Rapids, MI (US);

Glen E. Hush, Boise, ID (US);

Troy A. Manning, Meridian, ID (US);

Timothy P. Finkbeiner, Boise, ID (US);

Assignee:

Micron Technology, Inc., Boise, ID (US);

Attorney:
Primary Examiner:
Int. Cl.
CPC ...
G06F 3/06 (2006.01); G11C 7/10 (2006.01); G11C 8/12 (2006.01); G06F 15/78 (2006.01); G11C 29/28 (2006.01); G11C 29/26 (2006.01); G11C 5/02 (2006.01);
U.S. Cl.
CPC ...
G06F 3/0611 (2013.01); G06F 3/0625 (2013.01); G06F 3/0659 (2013.01); G06F 3/0683 (2013.01); G06F 15/7821 (2013.01); G11C 7/10 (2013.01); G11C 7/1006 (2013.01); G11C 8/12 (2013.01); G11C 29/28 (2013.01); G11C 5/025 (2013.01); G11C 2029/2602 (2013.01);
Abstract

The present disclosure includes apparatuses and methods related to a memory device as the store to pre-resolved instructions. An example apparatus comprises a memory device coupled to a host via a data bus and a control bus. The memory device includes an array of memory cells and sensing circuitry coupled to the array via a plurality of sense lines. The sensing circuitry includes sense amplifiers and a compute component configured to implement logical operations. A memory controller in the memory device is configured to receive a block of address translated instructions and/or constant data from the host. The memory controller is configured to write the address translated instructions and/or constant data to a plurality of locations in a bank of the memory device in parallel.


Find Patent Forward Citations

Loading…