The patent badge is an abbreviated version of the USPTO patent document. The patent badge does contain a link to the full patent document.

The patent badge is an abbreviated version of the USPTO patent document. The patent badge covers the following: Patent number, Date patent was issued, Date patent was filed, Title of the patent, Applicant, Inventor, Assignee, Attorney firm, Primary examiner, Assistant examiner, CPCs, and Abstract. The patent badge does contain a link to the full patent document (in Adobe Acrobat format, aka pdf). To download or print any patent click here.

Date of Patent:
Jan. 12, 2021

Filed:

Dec. 18, 2017
Applicant:

Nxp Usa, Inc., Austin, TX (US);

Inventors:

Mohammad N. Kabir, Tempe, AZ (US);

Paul L. Hunt, Phoenix, AZ (US);

Rakesh Shiwale, Chandler, AZ (US);

Brandt Braswell, Chandler, AZ (US);

Assignee:

NXP USA, Inc., Austin, TX (US);

Attorney:
Primary Examiner:
Assistant Examiner:
Int. Cl.
CPC ...
H01L 23/552 (2006.01); H01L 27/108 (2006.01); H01L 29/76 (2006.01); H01G 4/30 (2006.01); H01G 4/232 (2006.01); H01L 49/02 (2006.01); H01L 23/522 (2006.01); H01G 4/33 (2006.01); H03M 1/12 (2006.01);
U.S. Cl.
CPC ...
H01G 4/30 (2013.01); H01G 4/232 (2013.01); H01G 4/33 (2013.01); H01L 23/5223 (2013.01); H01L 23/5225 (2013.01); H01L 28/90 (2013.01); H03M 1/12 (2013.01);
Abstract

A fringe capacitor with a shielded the top capacitor plate is formed in multiple interconnect layers to include a first plate having a first defined finger structure located in one or more middle interconnect layers to form a top capacitor plate; a set of second plates located in the middle interconnect layer(s) and bottom and top interconnect layers that are connected to form a bottom capacitor plate which includes a second plate in the middle interconnect layer(s) having defined finger structures that are interleaved with the first defined finger structure of the top capacitor plate to vertically and horizontally sandwich the top capacitor plate; and a set of shield layers formed to surround and shield the top capacitor plate on lateral sides, where the set of shield layers are connected to a reference voltage, thereby shielding the top capacitor plate from parasitic capacitance.


Find Patent Forward Citations

Loading…