The patent badge is an abbreviated version of the USPTO patent document. The patent badge does contain a link to the full patent document.

The patent badge is an abbreviated version of the USPTO patent document. The patent badge covers the following: Patent number, Date patent was issued, Date patent was filed, Title of the patent, Applicant, Inventor, Assignee, Attorney firm, Primary examiner, Assistant examiner, CPCs, and Abstract. The patent badge does contain a link to the full patent document (in Adobe Acrobat format, aka pdf). To download or print any patent click here.

Date of Patent:
Sep. 01, 2020

Filed:

Aug. 23, 2018
Applicant:

Macronix International Co., Ltd., Hsinchu, TW;

Inventors:

Guan-Wei Wu, Renwu Township, TW;

Yao-Wen Chang, Hsinchu, TW;

I-Chen Yang, Changhua, TW;

Assignee:
Attorney:
Primary Examiner:
Int. Cl.
CPC ...
H01L 27/11556 (2017.01); H01L 27/11519 (2017.01); H01L 27/11524 (2017.01); H01L 27/11582 (2017.01); H01L 27/1157 (2017.01); G11C 16/10 (2006.01); G11C 16/14 (2006.01); H01L 27/11565 (2017.01); G11C 16/26 (2006.01);
U.S. Cl.
CPC ...
H01L 27/11556 (2013.01); G11C 16/10 (2013.01); G11C 16/14 (2013.01); H01L 27/1157 (2013.01); H01L 27/11519 (2013.01); H01L 27/11524 (2013.01); H01L 27/11565 (2013.01); H01L 27/11582 (2013.01); G11C 16/26 (2013.01);
Abstract

A memory device comprises an array of two-transistor memory cells, two-transistor memory cells in the array including a vertical select transistor and a vertical data storage transistor. The array comprises a plurality of stacks of conductive lines, a stack of conductive lines including a select gate line and a word line adjacent the select gate line. The device comprises an array of vertical channel lines disposed through the conductive lines to a reference line, gate dielectric structures surrounding the vertical channel lines at channel regions of vertical select transistors in the array of vertical channel lines and the select gate lines, charge storage structures surrounding the vertical channel lines at channel regions of vertical data storage transistors in the array of vertical channel lines and the word lines, and bit lines coupled to the vertical channel lines via upper ends of the vertical channel lines.


Find Patent Forward Citations

Loading…