The patent badge is an abbreviated version of the USPTO patent document. The patent badge does contain a link to the full patent document.

The patent badge is an abbreviated version of the USPTO patent document. The patent badge covers the following: Patent number, Date patent was issued, Date patent was filed, Title of the patent, Applicant, Inventor, Assignee, Attorney firm, Primary examiner, Assistant examiner, CPCs, and Abstract. The patent badge does contain a link to the full patent document (in Adobe Acrobat format, aka pdf). To download or print any patent click here.

Date of Patent:
Mar. 10, 2020

Filed:

Apr. 12, 2019
Applicant:

Rambus Inc., Sunnyvale, CA (US);

Inventors:

Masum Hossain, Edmonton, CA;

Farshid Aryanfar, Allen, TX (US);

Assignee:

Rambus Inc., Sunnyvale, CA (US);

Attorney:
Primary Examiner:
Int. Cl.
CPC ...
H03L 7/06 (2006.01); H03L 7/23 (2006.01); H03L 7/08 (2006.01); H03L 7/081 (2006.01); H03L 7/099 (2006.01); H03L 7/18 (2006.01);
U.S. Cl.
CPC ...
H03L 7/235 (2013.01); H03L 7/081 (2013.01); H03L 7/0805 (2013.01); H03L 7/099 (2013.01); H03L 7/0995 (2013.01); H03L 7/18 (2013.01); H03L 7/23 (2013.01);
Abstract

A frequency synthesizer generates a wide range of frequencies from a single oscillator while achieving good noise performance. A cascaded phase-locked loop (PLL) circuit includes a first PLL circuit with an LC voltage controlled oscillator (VCO) and a second PLL circuit with a ring VCO. A feedforward path from the first PLL circuit to the second PLL circuit provides means and signal path for cancellation of phase noise, thereby reducing or eliminating spur and quantization effects. The frequency synthesizer can directly generate in-phase and quadrature phase output signals. A split-tuned ring-based VCO is controlled via a phase error detection loop to reduce or eliminate phase error between the quadrature signals.


Find Patent Forward Citations

Loading…