The patent badge is an abbreviated version of the USPTO patent document. The patent badge does contain a link to the full patent document.

The patent badge is an abbreviated version of the USPTO patent document. The patent badge covers the following: Patent number, Date patent was issued, Date patent was filed, Title of the patent, Applicant, Inventor, Assignee, Attorney firm, Primary examiner, Assistant examiner, CPCs, and Abstract. The patent badge does contain a link to the full patent document (in Adobe Acrobat format, aka pdf). To download or print any patent click here.

Date of Patent:
Aug. 20, 2019

Filed:

May. 17, 2016
Applicant:

Shanghai Ic R&d Center Co., Ltd., Shanghai, CN;

Inventors:

Rendong Huang, Shanghai, CN;

Min Zhong, Shanghai, CN;

Assignee:
Attorney:
Primary Examiner:
Int. Cl.
CPC ...
H01L 21/28 (2006.01); H01L 29/66 (2006.01); H01L 29/78 (2006.01); H01L 21/762 (2006.01); H01L 21/768 (2006.01); H01L 29/423 (2006.01);
U.S. Cl.
CPC ...
H01L 29/66795 (2013.01); H01L 21/28 (2013.01); H01L 21/762 (2013.01); H01L 21/76865 (2013.01); H01L 29/42356 (2013.01); H01L 29/42392 (2013.01); H01L 29/7855 (2013.01);
Abstract

A manufacturing method for gate-all-around structures in semiconductor IC manufacturing field includes forming a buried gate layer on the semiconductor substrate, forming an epitaxial layer in non-buried-gate-layer regions and planarizing the epitaxial layer so that the top surface of the epitaxial layer is at the same level with the top surface of the buried gate layer; forming a fin structure on the buried gate layer; forming a gate structure traversing and surrounding the fin structure. Since the gate structure wraps around four sides of the fin to effectively control the channel, the channel width is increased compared with the double-gate or triple gate structure, thereby increasing the effective area of the channel. The present invention solves the conventional problems like complex process and high cost without degrading the device performance. It has the advantages of simplicity, compatibility with the traditional IC planar process, low cost, and easy implementation.


Find Patent Forward Citations

Huang, Rendong. (2019). Method of forming gate-all-around structures (U.S. Patent No. 10388765). U.S. Patent and Trademark Office. https://idiyas.com/patent/badge/10388765

Data source: USPTO (United States Patent and Trademark Office) public patent records. Weekly synchronization. How IDiyas builds this profile

Loading…