The patent badge is an abbreviated version of the USPTO patent document. The patent badge does contain a link to the full patent document.

The patent badge is an abbreviated version of the USPTO patent document. The patent badge covers the following: Patent number, Date patent was issued, Date patent was filed, Title of the patent, Applicant, Inventor, Assignee, Attorney firm, Primary examiner, Assistant examiner, CPCs, and Abstract. The patent badge does contain a link to the full patent document (in Adobe Acrobat format, aka pdf). To download or print any patent click here.

Date of Patent:
Oct. 02, 2018

Filed:

Jul. 17, 2014
Applicant:

Qualcomm Incorporated, San Diego, CA (US);

Inventors:

Subbarao Palacharla, San Diego, CA (US);

Moinul Khan, San Diego, CA (US);

Alain Artieri, San Diego, CA (US);

Kedar Bhole, San Diego, CA (US);

Vinod Chamarty, San Diego, CA (US);

Yanru Li, San Diego, CA (US);

Raghu Sankuratri, San Diego, CA (US);

George Patsilaras, Del Mar, CA (US);

Pavan Kumar Thirunagari, Sunnyvale, CA (US);

Andrew Edmund Turner, San Diego, CA (US);

Jeong-Ho Woo, San Diego, CA (US);

Assignee:

QUALCOMM Incorporated, San Diego, CA (US);

Attorney:
Primary Examiner:
Int. Cl.
CPC ...
G06F 12/00 (2006.01); G06F 12/0893 (2016.01); G06F 12/084 (2016.01); G06F 12/0895 (2016.01); G06F 9/50 (2006.01); G06F 12/0888 (2016.01); G06F 12/0864 (2016.01); G06F 1/32 (2006.01); G06F 17/30 (2006.01);
U.S. Cl.
CPC ...
G06F 12/0893 (2013.01); G06F 9/50 (2013.01); G06F 12/084 (2013.01); G06F 12/0895 (2013.01); G06F 1/3203 (2013.01); G06F 1/3275 (2013.01); G06F 1/3287 (2013.01); G06F 12/0864 (2013.01); G06F 12/0888 (2013.01); G06F 17/30902 (2013.01); G06F 2212/1028 (2013.01); G06F 2212/1044 (2013.01); G06F 2212/152 (2013.01); G06F 2212/601 (2013.01); G06F 2212/6042 (2013.01); Y02D 10/13 (2018.01);
Abstract

Aspects include computing devices, systems, and methods for dynamically partitioning a system cache by sets and ways into component caches. A system cache memory controller may manage the component caches and manage access to the component caches. The system cache memory controller may receive system cache access requests and reserve locations in the system cache corresponding to the component caches correlated with component cache identifiers of the requests. Reserving locations in the system cache may activate the locations in the system cache for use by a requesting client, and may also prevent other client from using the reserved locations in the system cache. Releasing the locations in the system cache may deactivate the locations in the system cache and allow other clients to use them. A client reserving locations in the system cache may change the amount of locations it has reserved within its component cache.


Find Patent Forward Citations

Loading…