Taiwan Semiconductor Manufacturing Comp. Ltd.

Yu-fu Chen

Hao-Yi Tsai

Chih-Wei Lin

Hsin-Yu Pan

Tzu-Sung Huang

Kris Lipu Chuang

A package structure includes a first redistribution layer, a semiconductor die, and through vias. The first redistribution layer includes dielectric layers, first conductive patterns, and second conductive patterns. The dielectric layers are located in a core region and a peripheral region of the first redistribution layer. The first conductive patterns are embedded in the dielectric layers in the core region, wherein the first conductive patterns are arranged in the core region with a pattern density that gradually increases or decreases from a center of the core region to a boundary of the core region. The second conductive patterns are embedded in the dielectric layers in the peripheral region. The semiconductor die is disposed on the core region over the first conductive patterns. The through vias are disposed on the peripheral region and electrically connected to the second conductive patterns.

Growing community of inventors

Hsinchu, Taiwan

Yu-fu Chen