National Yang Ming Chiao Tung University

Yi-Chung Lien

Yi Chang

Szu-Hung Chen

A method for forming a semiconductor structure having a deep sub-micron or nano scale line-width is disclosed. Structure consisting of multiple photoresist layers is first formed on the substrate, then patterned using adequate exposure energy and development condition so that the bottom photoresist layer is not developed while the first under-cut resist groove is formed on top of the bottom photoresist layer. Anisotropic etching is then performed at a proper angle to the normal of the substrate surface, and a second resist groove is formed by the anisotropic etching. Finally, the metal evaporation process and the lift-off process are carried out and the &#x393;-shaped metal gate with nano scale line-width can be formed.

Growing community of inventors

Hsinchu, Taiwan

Yi-Chung Lien