Powerchip Technology Corporation

Ting-Jyun He

Chih-Yuan Chen

Chun-Cheng Chen

Hui-Huang Chen

Ching-Ching Tsai

Tai-Liang Hsiung

A vertical capacitor-less DRAM cell is described, including: a source layer having a first conductivity type, a storage layer disposed on the source layer and having a second conductivity type, an active layer disposed on the storage layer and having the first conductivity type, a drain layer disposed on the active layer and having the second conductivity type, an address gate disposed beside the active layer and separated from the same by a first gate dielectric layer, and a storage gate disposed beside the storage layer and separated from the same by a second gate dielectric layer. The DRAM cell can be written by turning on the MOSFET formed by the storage layer, the active layer, the drain layer, the first gate dielectric layer and the address gate to inject carriers into the storage layer from the active layer.

Growing community of inventors

Taipei County, Taiwan

Ting-Jyun He