Future Wei Technologies, Inc.

Bitmain Technologies Limited

International Business Machines Corporation

Boe Technology Group Co., Ltd.

Chongqing Boe Optoelectronics Technology Co., Ltd.

University of Science and Technology Beijing

North China Institute of Science and Technology

Biomedical Analysis Center, Academy of Military Medical Sciences

Institute of Pharmacology and Toxicology, Academy of Military Medical Sciences

Sony Mobile Communications Inc.

Beijing Volcano Engine Technology Co., Ltd.

Beijing Sifang Automation Co., Ltd.

Biomedical Anaylsis Center, Academy of Military Medical Sciences

Beijing Anke Xingye Science and Technology Co., Ltd.

Biomedical Analysis Center of Academy of Military Medical Sciences

Tao Zhou

Qianglin Quintin Zhao

Ying Chen

Katherine Zhao

Xuemin Zhang

Tao Li

Renwei Li

Lin Han

Xinhua He

Zhenggang Liu

Qian Qian

Gang Yao

Hang Jun Ye

Micree Zhan

Jinhai Liu

Quande Wei

Yitong Huang

Sitao Zhu

Lei Zhang

Wei Zhang

Zhi Zhang

Chao Wang

Shuai Chen

Chen Zhao

Yuanbo Zhang

Yi Ge

Xiuzhu Tang

Dan Su

Zhihui Wang

Lijun Xiao

Xing Dong

Lijun Xiong

Gang Xu

Yudong Yang

Huiyan Li

Xiufeng Zhang

Guo Hui Lin

Shaohong Gao

Wei Xie

Hailong Zhang

Haitao Yuan

Tong Zou

Xin Pan

Qiurong Chen

Weikai Xie

Huan Li

Shaohua Sun

Xiaocheng Qu

Xiaoguang Shang

Jiajie Li

Zhengqiang Xiao

Xuyou Wang

Huadong Xie

Jiong Hu

Yonggang Sun

Chengnan Cai

Wenmin Xu

Wanfang Xu

Kun Xiao

Tongzhong Fang

Xiaoguang Lu

Chuan Ji

Hongxing Yu

Hairong Huang

Zhannian Gao

Huawei Jia

Longkai Hao

Shidong Li

Zhiguang Hou

Yong Gao

Wentao Dai

Ailing Li

Lujun Wan

Shengming Wu

Gaoang Wang

Qingbo He

Zhen Kong

Fuxing Jiang

A code generation method and apparatus, an electronic device and a medium are provided. The method includes: acquiring a first language SDK code of a software development kit, in which the software development kit includes an application programming interface, which is configured to call a resource of an open platform; importing the first language SDK code and preset first guidance information to a natural language generation model, in which the natural language generation model is configured to generate responsive answer information according to the guidance information; and acquiring a second language SDK code output by the natural language generation model; in which the first guidance information includes a second language type and interface naming specifying information, and the interface naming specifying information is used to specify that a naming way for the application programming interface is identical in the first language SDK code and the second language SDK code.

Improving an application programming interface calling mechanism of a platform configured to provide data or software services

A method for monitoring hydraulic fracturing range of a surface vertical shaft is provided by the present disclosure, belonging to the technical field of ultrahigh-pressure hydraulic fracturing monitoring of the coal mine vertical shafts. The method comprises the following steps: connecting, by an eight-thread communication cable, a high-precision portable micro-seismic monitoring acquisition instrument to a high-sensitivity deep hole sensor, and performing uphole-crosshole-downhole monitoring simultaneously, specifically as follows: providing uphole-crosshole-downhole monitoring holes respectively, and installing deep hole geophones in the monitoring holes; then laying communication cables uphole-crosshole-downhole to connect the geophones to the portable high-precision micro-seismic acquisition instrument respectively; then performing high-precision positioning on the fissure development range by monitoring recorded events and time, thus determining the directions and ranges of a main fracture and secondary induced fractures of hydraulic fractures.

Method for monitoring hydraulic fracturing range of surface vertical shaft

The present application relates to a chip heat dissipating structure, a chip structure, a circuit board and a supercomputing device, and the chip heat dissipating structure includes a plating layer covered on the chip, where the plating layer includes a first metal layer and a second metal layer arranged in sequence. By adding two metal layer on the top of the chip by physical sputtering, the heat sink may be soldered onto the metal layer through a solder layer, so that the heat sink is fixed to the top of the chip; the main component of the solder layer is metal tin, and the metal layer has a higher thermal conductivity than an epoxy resin material mounted on a traditional heat sink, thereby solving a problem of the heat dissipation bottleneck of a resin material in the chip, thus improving a heat dissipation effect of the chip.

Chip heat dissipating structure, chip structure, circuit board and supercomputing device

The present application relates to a chip heat dissipating structure, a chip structure, a circuit board and a supercomputing device, and the chip heat dissipating structure includes a metal layer, where the metal layer is covered on the chip. By adding a metal layer on the top of the chip, the heat sink may be soldered onto the metal layer through a solder layer, so that the heat sink is fixed to the top of the chip; the main component of the solder layer is metal tin, and the metal layer has a higher thermal conductivity than an epoxy resin material mounted on a traditional heat sink, thereby solving a problem of the heat dissipation bottleneck of a resin material in the chip, thus improving a heat dissipation effect of the chip and preventing a large amount of heat from damaging the chip.

Embodiments of the present application relates to a chip heat dissipation structure, a chip structure, a circuit board, and a supercomputing device, and the chip heat dissipation structure includes: a plating layer covering a wafer of the chip; where the plating layer includes a first metal layer, a second metal layer, and a third metal layer sequentially arranged. Three metal layers are added on a top of the chip by physical sputtering, so that a heat sink can be welded on the metal layers by a solder layer, and then the heat sink is fixed on the top of the chip; a main component of the solder layer is metal tin, and the metal layer have a higher thermal conductivity than an epoxy adhesive material mounted on a conventional heat sink.

Chip heat dissipation structure, chip structure, circuit board and supercomputing device

The present disclosure provides a coal bump control method for sectional hydraulic fracturing regions of a near vertical ultra thick coal seam. The method includes: deepening a main shaft from a mining level to a fracturing level; excavating a cross-hole from a roof rock layer of a coal seam at the fracturing level to enter a coal seam being mined, and excavating a roadway along the strike of the coal seam; and drilling hydraulic fracturing boreholes in a dedicated fracturing roadway along an inclination angle of the coal seam to the coal seam above the roadway, wherein the length of the borehole makes the borehole in communication with a goaf, and the spacing of the boreholes along the strike and the sectional spacing of the boreholes in an inclination direction are designed according to the parameters of fracturing equipments and the fracturing length.

Coal bump control method for sectional hydraulic fracturing regions of near vertical ultra thick coal seam

Disclosed are hydroquinone compounds, preparation methods therefor, and uses thereof in anti-tumor or immunomodulation. The structural formula of the hydroquinone compounds are shown by formula I, wherein X is C&#x2550;O or CH; Y is NH, O or absent; R is: a substituted or unsubstituted alkyl group having at least one carbon atom, a substituted or unsubstituted cycloalkyl group having at least three carbon atoms, a substituted or unsubstituted alkenyl group or alkynyl group having at least two carbon atoms; and a substituted or unsubstituted aryl group or heteroaryl group containing at least four carbon atoms. The compounds provided slowly release 2-tert-butyl-4-methoxyphenol in vivo and maintain stable plasma concentration of 2-tert-butyl-4-methoxyphenol (T1/2=12-24 h). The compounds provided by the present invention protect the phenolic hydroxyl group of 2-tert-butyl-4-methoxyphenol, avoids environmental oxidation and increase the environmental stability of drugs containing the compounds.

Hydroquinone compounds, preparation methods therefor, and use in anti-tumor or immunomodulation therapy

The present invention relates to a stable crystal form, i.e. form A, of 2-tert-butyl-4-methoxyphenol, and to a new preparation method for the 2-tert-butyl-4-methoxyphenol; and the use of the 2-tert-butyl-4-methoxyphenol and the stable crystal form thereof, i.e. form A, in preparing antitumor drugs or immunomodulator drugs. The stable crystal form, i.e. form A, as expressed by a powder X-ray diffraction pattern in an angle of 2&#x3b8;, using Cu-K&#x3b1; radiation, has at least 3 absorption peaks selected from the following positions: 6.27&#xb1;0.10, 6.94&#xb1;0.10, 12.27&#xb1;0.10, 13.36&#xb1;0.10, 14.01&#xb1;0.10, 14.79&#xb1;0.10, 15.31&#xb1;0.10, 17.05&#xb1;0.10, 18.30&#xb1;0.10, 19.00&#xb1;0.10, 20.47&#xb1;0.10, 20.98&#xb1;0.10, 22.37&#xb1;0.10, 23.68&#xb1;0.10, 24.55&#xb1;0.10, 25.37&#xb1;0.10, 30.83&#xb1;0.10, 33.12&#xb1;0.10, 40.50&#xb1;0.10, 42.81&#xb1;0.10.

Method for preparing 2-tert-butyl-4-methoxyphenol and new crystal form thereof

A shift register unit, a scan driving circuit, an array substrate, a display device, and a driving method are provided. The shift register unit includes an input circuit, a replacement circuit, an output circuit, and a pull-down circuit; the input circuit is respectively connected to the input terminal and the first node, and is configured to set the first node to an active level when the input terminal (IN) is at an active level; the replacement circuit is respectively connected to the input terminal and the second node, and is configured to set the second node to an inactive level when the input terminal is at an active level.

Shift register unit, scan driving circuit, array substrate, display device, and driving method

A shift register unit includes a first output control circuit, a first output circuit, a second output control circuit, a second output circuit, a reset circuit, and a node set circuit. The node set circuit is configured to periodically transfer a first voltage having an inactive level to a first node within the shift register unit during being enabled.

Shift register unit, driving method thereof, gate drive circuit, and display device

Disclosed are hydroquinone compounds, preparation methods therefor, and uses thereof in anti-tumor or immunomodulation. The structural formula of the hydroquinone compounds are shown by formula I, wherein X is C&#x2550;O or CH; Y is NH, O or absent; R is a substituted or unsubstituted alkyl group having at least one carbon atom, a substituted or unsubstituted cycloalkyl group having at least three carbon atoms, a substituted or unsubstituted alkenyl group or alkynyl group having at least two carbon atoms; and a substituted or unsubstituted aryl group or heteroaryl group containing at least four carbon atoms. The compounds provided slowly release 2-tert-butyl-4-methoxyphenol in vivo and maintain stable plasma concentration of 2-tert-butyl-4-methoxyphenol (T&#xbd;=12&#x2dc;24 h). The compounds provided by the present invention protect the phenolic hydroxyl group of 2-tert-butyl-4-methoxyphenol, avoid environmental oxidation and increase the environmental stability of drugs containing the compounds.

This invention relates to a method for making 32-bit addressing of SV data by utilizing FPGA, which may be applied to processing digital sampling data in an equipment of an intelligent substation. Specifically, the method includes the following steps: FPGA receiving naked SV data packages generated based on IEEE802.3 standard; analyzing data structure of Ethernet frame; based on characteristics of the Ethernet frame of the SV data, the SV data of the network byte sequence being reorganized by utilizing ASN.1 coding rules, so that the SV data being converted into a data that can be directly accessed by 32-bit addressing processors. As a result, SV data decoding efficiency is improved greatly. This invention may make the decoding efficiency of 32-bit addressing processor improved by 5-10 times, thus solve problem of declined efficiency due to processing network byte order by splitting and reorganization.

Method for making 32-bit addressing of SV data by utilizing FPGA

The embodiments of the present application provide a wireless charging method and system, and a mobile terminal. The wireless charging method includes: activating a wireless charging function by a first mobile terminal and a second mobile terminal; determining that the first mobile terminal is a wireless charging sender, and the second mobile terminal is a wireless charging receiver; and performing a wireless charging on the second mobile terminal by the first mobile terminal. The embodiments of the present application solve the problem that the power is insufficient in emergency situations. In addition, the operation is simple and the usage limitations are reduced.

Wireless charging method and system, and mobile terminal

An apparatus comprising a memory, and a processor coupled to the memory and configured to transmit a multicast Resource Reservation Protocol-Traffic Engineering (mRSVP-TE) path request (PATH) message upstream, wherein the PATH message requests reservation of a backup Label Switched Path (LSP) to protect an active LSP configured to transmit multicast data. The disclosure also includes a computer program product comprising computer executable instructions stored on a non-transitory computer readable medium such that when executed by a processor cause a network element (NE) to receive a multicast PATH message from a downstream node, wherein the NE acts as a Point of Local Repair (PLR) along an active LSP, wherein the active LSP is configured to transmit multicast data, and wherein the PATH message requests reservation of a backup LSP to protect the active LSP.

mRSVP-TE based fast reroute in detour (1:1) protection mode

An apparatus comprising a memory, and a processor coupled to the memory and configured to transmit a backup Label Switched Path (LSP) multicast Resource Reservation Protocol-Traffic Engineering (mRSVP-TE) path request (PATH) message upstream, wherein the backup LSP PATH message requests reservation of a first backup LSP to protect a first primary LSP configured to transmit multicast data, and wherein the backup LSP PATH message is transmitted to support a facility mode one to many (1:N) fast reroute protocol.

mRSVP-TE based fast reroute in facility (1:N) protection mode

Growing community of inventors

Beijing, China

Tao Zhou