Freescale Semiconductor,inc.

International Business Machines Corporation

Motorola Corporation

Susan H Downey

James W Miller

Peter R Harper

Kevin John Hess

Tu-Anh N Tran

Issa S Mahmoud

Sheila F Chopin

James Spalik

Alan H Woosley

Geoffrey B Hall

Roy Lynn Arldt

Cheng Choi Yong

Clement A Okoro

Perry H Pelley

Yaping Zhou

Sohrab Safai

Harold A Downey

Harry J Goldlen

Harry J Golden

Michael V Leoni

A method provides an interconnect structure having enhanced structural support when underlying functional metal layers are insulated with a low modulus dielectric. A first metal layer having a plurality of openings overlies the substrate. A first electrically insulating layer overlies the first metal layer. A second metal layer overlies the first electrically insulating layer, the second metal layer having a plurality of openings. An interconnect pad that defines an interconnect pad area overlies the second metal layer. At least a certain amount of the openings in the two metal layers are aligned to improve structural strength of the interconnect structure. The amount of alignment may differ depending upon the application and materials used. A bond wire connection or conductive bump may be used with the interconnect structure.

Method and apparatus for providing structural support for interconnect pad while allowing signal conductance

A packaged IC including insulated wire for electrically connecting conductive structures of the packaged IC. In some embodiments, the packaged IC includes an IC die attached to a package substrate, where bond pads of the IC die are electrically connected to bond fingers of the substrate with insulated wire. The insulated wire has a conductive core and an insulator coating. In some examples, the insulator coating includes an inorganic covalently-bonded substance that is not an oxide of the electrically conductive core such as, e.g., silicon nitride or silicon oxide. In one example, the insulator coating is applied to a conductive core by a chemical vapor deposition (CVD) process such as a plasma enhanced chemical vapor deposition (PECVD).

Packaged IC using insulated wire

An integrated circuit is packaged using a package substrate that has a bottom side with a regular array of connection points and a top side with the integrated circuit on it. The package substrate also has vias that are present to provide electrical connection between the top and bottom sides. The vias have a via capture pad that is used to directly receive a wire bond. Thus, the wires from the integrated circuit to the top side directly contact the vias at their capture pads. In such a connection there is then no need for a trace from location where the wire is bonded on the top side to the via. This saves cost. Further this makes the package substrate useful for more than one type of integrated circuit.

Packaged integrated circuit having wire bonds and method therefor

An inductive device () is formed above a substrate () having a conductive coil formed around a core (). The coil comprises segments formed from a first plurality of bond wires () and a second plurality of bond wires (). The first plurality of bond wires () extends between the core () and the substrate (). Each of the first plurality of bond wires is coupled to two of a plurality of wire bond pads (). The second plurality of bond wires () extends over the core () and is coupled between two of the plurality of wire bond pads (). A shield () includes a portion that is positioned between the core () and the substrate ().

Inductive device including bond wires

A bond pad () has a first wire bond region () and a second wire bond region (). In one embodiment, the first wire bond region () extends over a passivation layer (). In an alternate embodiment, a bond pad () has a probe region (), a first wire bond region (), and a second wire bond region (). In one embodiment, the probe region () and the wire bond region () extend over a passivation layer (). The bond pads may have any number of wire bond and probe regions and in any configuration. The ability for the bond pads to have multiple wire bond regions allows for multiple wire connections to a single bond pad, such as in multi-chip packages. The ability for the bond pads to extend over the passivation layer also allows for reduced integrated circuit die area.

Semiconductor device having a bond pad and method therefor

An integrated circuit () has a wire bond pad (). The wire bond pad () is formed on a passivation layer () over active circuitry () and/or electrical interconnect layers () of the integrated circuit (). The wire bond pad () is connected to a plurality of final metal layer portions (). The plurality of final metal layer portions () are formed in a final interconnect layer of the interconnect layers (). In one embodiment, the bond pad () is formed from aluminum and the final metal layer pads are formed from copper. The wire bond pad () allows routing of conductors in a final metal layer () directly underlying the bond pad (), thus allowing the surface area of the semiconductor die to be reduced.

Semiconductor device having a wire bond pad and method therefor

An integrated circuit die includes an input/output (I/O) cell. The I/O cell includes active I/O circuitry in a substrate, a plurality of metal interconnect layers, an insulating layer, a first pad, and a second pad. The plurality of metal interconnect layers are formed over the substrate. The insulating layer is formed over the plurality of metal interconnect layers. The second pad is formed over the insulating layer and positioned directly over at least two metal structures in a final metal layer of the plurality of interconnect layers. The pad is selectively coupled to one of at least two metal structures by at least one opening in the insulating layer.

Integrated circuit die I/O cells

An integrated circuit ( ) has a wire bond pad ( ). The wire bond pad ( ) is formed on a passivation layer ( ) over active circuitry ( ) and/or electrical interconnect layers ( ) of the integrated circuit ( ). The wire bond pad ( ) is connected to a plurality of final metal layer portions ( ). The plurality of final metal layer portions ( ) are formed in a final interconnect layer of the interconnect layers ( ). In one embodiment, the bond pad ( ) is formed from aluminum and the final metal layer pads are formed from copper. The wire bond pad ( ) allows routing of conductors in a final metal layer ( ) directly underlying the bond pad ( ), thus allowing the surface area of the semiconductor die to be reduced.

A new flux composition, as well as corresponding methods for soldering electronic components to printed circuit boards, is disclosed. The new flux composition includes pimelic acid and two organic solvents. Significantly, the new flux composition leaves essentially no ionic residues at the completion of the soldering processes used to mount electronic components onto printed circuit boards.

Growing community of inventors

Austin, TX, United States of America

Susan H Downey