Taiwan Semiconductor Manufacturing Comp. Ltd.

Shu-Jung Tseng

Shyue-Ter Leu

Fu-Jen Li

Hui-Chang Yu

Chui-Chung Chiu

Jung-Yi Tsai

Chi Chang Su

Chao-Yu Chang

Chien-Wu Chu

You-Wen Yau

Long Sheng Yeou

Disclosed are semiconductor packages and semiconductor devices. In one embodiment, a semiconductor package includes a package, a first integrated passive device, and a second integrated passive device. The first integrated passive device is disposed below the package. The second integrated passive device is disposed between the package and the first integrated passive device. The first integrated passive device is electrically connected to the package through the second integrated passive device.

Semiconductor package and semiconductor device

A semiconductor package includes: a substrate; a first dielectric layer over the substrate; a first bond pad and a second bond pad over the first dielectric layer, the first bond pad having a first sidewall facing the second bond pad; a second dielectric layer over the first and the second bond pads; and an opening through the second dielectric layer and extending from the first bond pad to the second bond pad, the opening including a first area over and exposing the first bond pad, where in a top view, the opening exposes a first segment of the first sidewall disposed between a first edge and a second edge of the first area that intersect the first sidewall, where the first segment of the first sidewall is between a second segment and a third segment of the first sidewall, the second segment being covered by the second dielectric layer.

Package substrate insulation opening design

A semiconductor package includes an interposer, a die and a first encapsulant. The die is bonded to the interposer, the die has a protective layer thereon, wherein the protective layer and the interposer are disposed on opposite sides of the die, and the protective layer is not extended beyond an outer sidewall of the die. The first encapsulant is disposed aside the die and the protective layer.

Semiconductor packages

A semiconductor package includes an interposer, a die, a protective layer, a plurality of first electrical connectors and a first molding material. The die includes a first surface and a second surface opposite to the first surface, and the die is bonded to the interposer through the first surface. The protective layer is disposed on the second surface of the die. The first electrical connectors are disposed aside the die. The first molding material is disposed aside the die, the protection layer and the first electrical connectors.

Semiconductor packages and method of manufacturing the same

A method for reducing the scrap rate of fuse structures after laser repairing is provided. The method includes providing a semiconductor wafer comprising integrated circuits, performing a yield test on the semiconductor wafer to determine defective circuits, predetermining a wavelength limit, and keeping the semiconductor wafer away from lights having wavelengths lower than the wavelength limit. The defects on the semiconductors wafer are repaired by burning laser fuses. For copper-based fuse structures, the wavelength limit is about 550 nm.

Production and packaging control for repaired integrated circuits

A quality assurance system and method for use between a service provider having a sequence of process stages and a quality assurance stage, and a control center. The service provider performs a plurality of processes on goods at the process stages, transfers engineering data corresponding to the processes to the control center via Internet, and holds the goods at the quality assurance. The control center compares the engineering data with a standard specification, and transfers a confirmation message to the service provider if the engineering data conforms to the standard specification. The service provider may ship the goods to customers after the confirmation message is received.

Growing community of inventors

Wuci, Taiwan

Shu-Jung Tseng