Altek Corporation

Hermes-epitek Corporation

Po-Jung Lin

Shuei-Lin Chen

Chia-Ho Pan

Yen-Ping Teng

Da-Ming Chang

Bu-Chin Chung

Kuo-Chun Hung

Takashi Kobayashi

Che-Lin Chen

Chien-Fa Huang

Chih-Feng Liu

A system for manufacturing semiconductor epitaxy structure includes a deposition apparatus, a curvature monitor system and a control unit. The deposition apparatus is configured for sequentially depositing a buffer layer, a first epitaxy layer, an insertion layer, a second epitaxy layer on a substrate. The curvature monitor system is configured for monitoring a curvature value of the semiconductor epitaxy structure. The control unit is configured for controlling the deposition apparatus to stop depositing the buffer layer, the first epitaxy layer, the insertion layer and the second epitaxy layer according to the curvature value of the semiconductor epitaxy structure measured by the curvature monitor system. The above-mentioned system for manufacturing semiconductor epitaxy structure is able to effectively control the strain of the semiconductor epitaxy structure during growth. A method for manufacturing semiconductor epitaxy structure is also disclosed.

Method and system for manufacturing semiconductor epitaxy structure

An image processing apparatus includes a geometric position obtaining unit, an image retrieving unit, and an image rectifying unit. The geometric position obtaining unit receives a geometric transformation parameter, a block size, and a tile size, obtains a plurality of base-point coordinates of the geometric transformation parameter according to the block size and the tile size, and builds a base-point coordinate table according to the base-point coordinates. The image retrieving unit reads the base-point coordinate table, scans the base-point coordinate table according a fixed block size to generate a plurality of reference image ranges, and respectively retrieves a plurality of partial image data of a to-be-processed image data according to each of the reference image ranges. The image rectifying unit rectifies each of the partial image data according to the geometric transformation parameter.

Image processing apparatus and image processing method

An image processing method applied to an image processing device is capable of implementing bitstream stitching technique after interrupting image processing process. The image processing method includes steps of processing the i-th slice of N slices in an image to generate a plurality of first processed data; storing the first processed data in a memory unit; once an interrupting request is generated according to a requested process, storing stitching information associated with the last first processed data after processing the i-th slice; stopping processing the image and executing the requested process according to the interrupting request; continuing to process the (i+1)-th slice of the N slices to generate a plurality of second processed data after the requested process is finished; and storing the second processed data after the last first processed data in the memory unit according to the stitching information.

Image processing device and image processing method

An processing method is used for processing an image file of an image, in which the image is divided into a plurality of image blocks, and at least one row of the minimum coded units sequentially define the image as a plurality of bands. The processing method includes the following steps. An image file of an image is supplied, in which the image file includes a bit stream and exchangeable image file (EXIF) data. A band indicator of the EXIF data is read according to an expanded range. A segment in the bit stream corresponding to a band encompassed by the expanded range is decoded according to the read band indicator corresponding to the band of the expanded range, so as to obtain the band.

Image file processing method

A memory access method for processing images includes reading an image data from a main memory. The image data has display rows. Inner memories are configured to be memory blocks arranged in an order of data storage. First pixel data in an idisplay row are written into the memory blocks in the order of data storage, and N dummy data are written into the memory blocks in the order of data storage to form an isolated block. M dummy data are written into the memory blocks after the isolated block in the order of data storage to form a first shifted block. Second pixel data in an (i+1)display row are written into the memory blocks after the first shifted block in the order of data storage, and O dummy data are written into the memory blocks in the order of data storage to form a second shifted block.

Image processing apparatus and memory access method thereof

A processing method for image file includes the following steps. An image file of an image is obtained, in which the image file includes a bit stream and an Exchangeable Image File (EXIF) data. A band indicator and a minimum coded unit (MCU) indicator are read according to an expanded range. A referential DC coefficient is obtained according to a hybrid direct current (DC) coefficient corresponding to a first MCU covered by the expanded range. A sub-clip of the MCU covered by the corresponding expanded range in the bit stream is decoded according to the read band indicator, the MCU indicator and the referential DC coefficient, so as to obtain at least one MCU.

An image pipeline device is used for processing an image. The device comprises an external memory, a direct memory access (DMA), an image pipeline controller, and a filter layer. The image pipeline controller comprises a physical memory allocation (PMA) having a physical buffer unit, and a first array controller for configuring the physical buffer unit as a corresponding first logic buffer unit. The filter layer comprises a first filter set electrically connected to the first array controller correspondingly and having a plurality of filters. The first filter set receives the image through the first array controller, processes the image selectively according to the first logic buffer unit and the filters, and stores the processed image back to the external memory through the DMA.

Routable image pipeline device

An image processing system includes a first memory for storing a first image data, the first image data having a plurality of pixels; a second memory for storing at least one mapping table, the mapping table recording the mapped positions of at least a portion of pixels; a direct memory access control unit for accessing the first memory and the second memory; a first processing unit for accessing the first image data and the mapping table via the direct memory access control unit so as to produce a second image data; and a third memory for storing the second image data.

Growing community of inventors

Kaohsiung, Taiwan

Po-Jung Lin