Taiwan Semiconductor Manufacturing Comp. Ltd.

Mu-Han Cheng

Chien-Chih Chen

Tzu-Shin Chen

Kuo-Cheng Lee

Kei-Wei Chen

Yun-Wei Cheng

Ying-Lang Wang

Hsin-Chi Chen

Feng-Chien Hsieh

Su-Yu Yeh

Tsung-Yi Yang

Chun-Hai Huang

Kuo-Hsiu Wei

Kuo-Hsien Cheng

Jian-Sin Tsai

Manikandan Arumugam

Chung-I Hung

Hsiang-Chu Hu

Yu-Chin Tseng

A front-side peripheral region of a first wafer may be edge-trimmed by performing a first pre-bonding edge-trimming process. A second wafer to be bonded with the first wafer is provided. Optionally, a front-side peripheral region of the second wafer may be edge-trimmed by performing a second pre-bonding edge-trimming process. A front surface of the first wafer is bonded to a front surface of a second wafer to form a bonded assembly. A backside of the first wafer is thinned by performing at least one wafer thinning process. The first wafer and a front-side peripheral region of the second wafer may be edge-trimmed by performing a post-bonding edge-trimming process. The bonded assembly may be subsequently diced into bonded semiconductor chips.

Edge-trimming methods for wafer bonding and dicing

Some implementations described herein provide a semiconductor structure. The semiconductor structure includes a first conductive structure disposed within a first layer of the semiconductor structure. The semiconductor structure includes a dielectric structure disposed within a second layer of the semiconductor structure, with the second layer being disposed on the first layer. The semiconductor structure includes a second conductive structure disposed within a recessed portion of the dielectric structure that extends to the first conductive structure, with the second conductive structure having a concave recessed portion on a top surface of the second conductive structure. The semiconductor structure includes multiple layers of conductive material disposed within the concave recessed portion of the second conductive structure.

Semiconductor structure and manufacturing method thereof

A method is provided and includes the following steps. A first wafer is coupled to a first support of a bonding tool and a second wafer is coupled to a second support of the bonding tool. The second wafer is bonded to the first wafer with the first wafer coupled to the first support. Whether a bubble is between the bonded first and second wafers in the bonding tool is detected.

Method for bonding wafers and bonding tool

A system, a control method and an apparatus for chemical mechanical polishing (CMP) are introduced in the present application. The CMP apparatus may include a polishing pad, a first sensor, a polishing head and a condition. The polishing pad has a plurality of groves arranged randomly or in a specific pattern. The first sensor is configured to measure the pad profile of the polishing pad, where the pad profile includes the depth of each of the grooves on the polishing pad. The polishing head and the conditioner are operated according to at least one polishing condition, and the at least one polishing condition is tuned according to the pad profile.

System, control method and apparatus for chemical mechanical polishing

A semiconductor device and a method for fabricating the semiconductor device are provided. In the method for fabricating the semiconductor device, at first, a dielectric layer is provided. Then, trenches are formed in the dielectric layer. Thereafter, the trenches are filled with spacer material to form a spacer structure in the dielectric layer for defining pixel regions. Then, lens structures are formed on the pixel regions. Each of the lens structures includes a first curved lens layer, a second curved lens layer and a curved color filter layer. The curved color filter layer is disposed on the second curved lens layer or between the first curved lens layer and the second curved lens layer.

Lens structure

Semiconductor devices and back side illumination (BSI) sensor manufacturing methods are disclosed. In one embodiment, a method of manufacturing a semiconductor device includes providing a workpiece and forming an integrated circuit on a front side of the workpiece. A grid of a conductive material is formed on a back side of the workpiece using a damascene process.

Image sensor manufacturing methods

Electrochemical plating (ECP) apparatuses with auxiliary cathodes to create uniform electric flux density. An ECP apparatus for electrochemical deposition includes an electrochemical cell with an electrolyte bath for electrochemically depositing a metal on a substrate. A main cathode and an anode are disposed in the electrolyte bath to provide a main electrical field. A substrate holder assembly holds a semiconductor wafer connecting the cathode. An auxiliary cathode is disposed outside the electrochemical cell to provide an auxiliary electrical field such that a flux line density at the center region of the substrate holder assembly substantially equals that at the circumference of the substrate holder assembly.

Growing community of inventors

Tainan, Taiwan

Mu-Han Cheng