Huawei Technologies Co., Limited

Junlei Tao

Nan Zhao

HuiLi Fu

Shanghsuan Chiang

Wenxu Xie

A chip and a packaging method thereof. In the chip, first solder pads in a first solder pad array on a first substrate are attached to corresponding second pins in second pin arrays on different dies to implement short-distance and high-density interconnection of the different dies. A molding body is used to wrap a first pin, a second pin, a first solder pad, and the first substrate, so that a fan-out unit and the first substrate are molded into an integral structure. In the integral structure, bottoms of first pins that are in a first pin array on a die and that are electrically connected to a periphery of the chip are not wrapped by the molding body.

Growing community of inventors

Shenzhen, China

Junlei Tao