Growing community of inventors

Santa Clara, CA, United States of America

John D Boniface

Average Co-Inventor Count = 4.31

ph-index = 2

The patent ph-index is calculated by counting the number of publications for which an author has been cited by other authors at least that same number of times.

Forward Citations = 12

John D BonifaceAndrew D Bailey, Iii (3 patents)John D BonifaceAlan M Schoepp (3 patents)John D BonifaceGregory Sexton (3 patents)John D BonifaceThorsten B Lill (2 patents)John D BonifaceAndreas Fischer (2 patents)John D BonifaceRichard Janek (2 patents)John D BonifaceBart Jan Van Schravendijk (1 patent)John D BonifaceRichard Howard Gould (1 patent)John D BonifaceIvan Berry (1 patent)John D BonifaceAlexander Dulkin (1 patent)John D BonifaceTheodoros Panagopoulos (1 patent)John D BonifaceEdmundo Reyes (1 patent)John D BonifaceJohn D Boniface (6 patents)Andrew D Bailey, IiiAndrew D Bailey, Iii (134 patents)Alan M SchoeppAlan M Schoepp (43 patents)Gregory SextonGregory Sexton (19 patents)Thorsten B LillThorsten B Lill (106 patents)Andreas FischerAndreas Fischer (73 patents)Richard JanekRichard Janek (9 patents)Bart Jan Van SchravendijkBart Jan Van Schravendijk (133 patents)Richard Howard GouldRichard Howard Gould (42 patents)Ivan BerryIvan Berry (20 patents)Alexander DulkinAlexander Dulkin (11 patents)Theodoros PanagopoulosTheodoros Panagopoulos (4 patents)Edmundo ReyesEdmundo Reyes (1 patent)
..
Inventor’s number of patents
..
Strength of working relationships

Company Filing History:

1. Lam Research Corporation (6 from 3,777 patents)


6 patents:

1. 10784118 - Atomic layer etching using a combination of plasma and vapor treatments

2. 10256108 - [object Object]

3. 10153282 - Ultra-high vacuum transport and storage

4. 8398875 - Method of orienting an upper electrode relative to a lower electrode for bevel edge processing

5. 7922866 - Apparatus for aligning electrodes in a process chamber to protect an exclusion area within an edge environ of a wafer

6. 7662254 - Methods of and apparatus for aligning electrodes in a process chamber to protect an exclusion area within an edge environ of a wafer

Please report any incorrect information to support@idiyas.com
idiyas.com
as of
12/26/2025
Loading…