Cadence Design Systems, Inc.

Jasmeet Singh Narula

Pradeep Goyal

Deepak Yadav

The present disclosure relates to a computer-implemented method for electronic design verification. The method may include receiving, using a processor, an electronic design at a verification environment and generating a symbolic constant for use with the verification environment. The method may further include identifying a plurality of X sources associated with the verification environment and modifying the plurality of X sources based upon, at least in part, the symbolic constant. The method may also include running a first target node and if the first target node is proven, run at least one additional target node until all target nodes are proven.

Growing community of inventors

Delhi, India

Jasmeet Singh Narula