Freescale Semiconductor,inc.

Hei Ming Shiu

Wai Wong Chow

On Lok Chau

Gor Amie Lai

Kam Fai Lee

Qing-Chun He

Lan Chu Tan

Heng Keong Yip

Nan Xu

Fei Ying Wong

Thoon Khin Chang

Ho Wang Wong

A method for forming reinforced interconnects or bumps on a substrate includes first forming a support structure on the substrate. A substantially filled capsule is then formed around the support structure to form an interconnect. The interconnect can reach a height of up to 300 microns.

Method for forming reinforced interconnects on a substrate

A method for forming multi-layer bumps on a substrate includes depositing an adhesive or a flux on the substrate, depositing a first metal powder on the adhesive, and melting or reflowing the adhesive and first metal powder to form first bumps. An adhesive or a flux and a second metal powder are then deposited on the first bumps, and melted to form second bumps on the first bumps to form multi-layer bumps. The multi-layer bumps are formed without the need for any wet chemicals.

Method for forming multi-layer bumps on a substrate

A method for forming multi-layer bumps on a substrate includes depositing a first metal powder on the substrate, and selectively melting or reflowing a portion of the first metal powder to form first bumps. A second metal powder is then deposited on the first bumps, and melted to form second bumps on the first bumps. A masking plate is disposed over the substrate to select the portions of the metal powders that are melted and the metal powders are melted via an irradiation beam. The multi-layer bump is formed without the need for any wet chemicals.

An electronic device () including a first integrated circuit (IC) die () electrically connected to a first lead frame () and a second IC die () electrically connected to a second lead frame (). The first lead frame () is electrically connected to the second lead frame () by at least one stud bump (), which is selectively formed where an electrical connection between the first lead frame () and the second lead frame () is required. The first and second lead frames () and (), the first and second IC dies () and (), and the at least one stud bump () are encapsulated by a mold compound () to form a 3D package.

Three-dimensional package

A method of packaging an integrated circuit die () includes the steps of providing a foil sheet () and forming a layer of solder () on a first side of the foil sheet. A first side of the integrated circuit die is attached to the solder on the foil sheet. The first side of the die has a layer of metal () on it and a second, opposing side of the die includes bonding pads (). The bonding pads are electrically connected to the solder on the foil sheet with wires (). The die, the electrical connections, and the first side of the foil sheet are encapsulated with a mold compound (). The foil sheet is separated from the die and the wires, which forms a packaged integrated circuit ().

Land grid array packaged device and method of forming same

A semiconductor device () includes a first leadframe () having a perimeter () that defines a cavity () and leads () extending inwardly from the perimeter, and a second leadframe () having top and bottom surfaces and a die paddle surrounding a die receiving area (). An integrated circuit () is placed within the die receiving area of the second leadframe. The IC has bonding pads () located on a peripheral portion of its top surface. The second leadframe and the IC are in facing relation with the first leadframe such that the leads of the first leadframe are electrically connected to respective ones of the bonding pads. A mold compound () is injected between the first and second leadframes and covers the second leadframe top surface and a central area of the first surface of the IC. At least the bottom surfaces of the leads are exposed.

Flipchip QFN package

A method of packaging an integrated circuit die () includes the steps of forming an array of soft conductive balls () in a fixture () and flattening opposing sides of the balls. The flattened balls are then transferred from the fixture to a mold masking tape (). A first side of the IC die is attached to the balls with a die attach adhesive () and then wire bonding pads () on the die are electrically connected directly to respective balls with wires (). An encapsulant () is formed over the die, the electrical connections, and a top portion of the formed balls. The tape is removed and adjacent, encapsulated dice are separated via saw singulation. The result is an encapsulated IC having a bottom side with exposed balls.

Method of forming land grid array packaged device

An image sensor device includes a first, QFN type leadframe to which a sensor IC is electrically connected. A second leadframe is provided for holding a lens. A third leadframe is positioned between the first and second leadframes to appropriately space the IC from the lens. Multiple sensor devices are assembled at the same time by the use of leadframe panels.

Growing community of inventors

Hong Kong, China

Hei Ming Shiu