Korea Advanced Institute of Science and Technology

Hanyeoreum Bae

Myoungsoo Jung

Jie Zhang

An accelerator includes a processor and a hybrid memory system. The hybrid memory system includes a resistance-based non-volatile memory, a DRAM used as a cache of the resistance-based non-volatile memory, a non-volatile memory controller connected to the resistance-based non-volatile memory and configured to control the DRAM and the resistance-based non-volatile memory, a memory controller configured to process a memory request from the processor and control the DRAM, and a memory channel configured to connect the DRAM, the non-volatile memory controller, and the memory controller.

Growing community of inventors

Daejeon, South Korea

Hanyeoreum Bae