Tokyo Electron Limited

Allen John Leith

Anthony Dip

Seungho Oh

Pradip Kumar Roy

Sanjeev Kaushal

Raymond Joe

John Gumpher

A method is provided for reduced defect such as void free or reduced void Si or SiGe deposition in a micro-feature on a patterned substrate. The micro-feature includes a sidewall and the patterned substrate contains an isolation layer on the field area and on the sidewall and bottom of the micro-feature. The method includes forming a Si or SiGe seed layer at the bottom of the micro-feature, and at least partially filling the micro-feature from the bottom up by selectively growing Si or SiGe onto the Si or SiGe seed layer. According to one embodiment, the Si or SiGe seed layer is formed by depositing a conformal Si or SiGe layer onto the patterned substrate, removing the Si or SiGe layer from the field area, heat treating the Si or SiGe layer in the presence of Hgas to transfer at least a portion of the Si or SiGe layer from the sidewall to the bottom of the micro-feature, and etching Si or SiGe residue from the field area and the sidewall.

Reduced defect silicon or silicon germanium deposition in micro-features

A method for using a silicon germanium (SiGe) surface layer to integrate a high-k dielectric layer into a semiconductor device. The method forms a SiGe surface layer on a substrate and deposits a high-k dielectric layer on the SiGe surface layer. An oxide layer, located between the high-k dielectric layer and an unreacted portion of the SiGe surface layer, is formed during one or both of deposition of the high-k dielectric layer and an annealing process after deposition of the high-k dielectric layer. The method further includes forming an electrode layer on the high-k dielectric layer.

Silicon germanium surface layer for high-k dielectric integration

A method and system for processing a substrate includes providing the substrate in a process chamber, where the substrate contains an oxide layer formed thereon, exciting a hydrogen-containing gas in a remote plasma source coupled to the process chamber, and exposing the substrate to a flow of the excited hydrogen-containing gas at a first substrate temperature lower than about 900&#xb0; C. to remove the oxide layer from the substrate. The substrate is then maintained at a second temperature different than the first substrate temperature, and a silicon-containing film is formed on the substrate at the second substrate temperature.

Method and system for removing an oxide from a substrate

A method is provided for oxide removal from a substrate. The method includes providing the substrate in a process chamber where the substrate has an oxide layer formed thereon, and performing a sequential oxide removal process. The sequential oxide removal process includes exposing the substrate at a first substrate temperature to a flow of a first etching gas containing Fto partially remove the oxide layer from the substrate, raising the temperature of the substrate from the first substrate temperature to a second substrate temperature, and exposing the substrate at the second temperature to a flow of a second etching gas containing Hto further remove the oxide layer from the substrate. In one embodiment, a film may be formed on the substrate following the sequential oxide removal process.

Sequential oxide removal using fluorine and hydrogen

A method is provided for depositing a silicon-containing film on a substrate by a low pressure deposition process in a processing system. A silicon-containing film can be formed on a substrate by providing a substrate in a process chamber of a processing system, heating the substrate, and exposing a hexachlorodisilane (HCD) process gas to the substrate. The method can selectively deposit an epitaxial silicon-containing film on a silicon surface of a substrate or, alternately, non-selectively deposit a silicon-containing film on a substrate. A processing tool containing a processing system for forming a silicon-containing film on s substrate using a HCD process gas is provided.

Deposition of silicon-containing films from hexachlorodisilane

A method for selectively forming an epitaxial Si containing film on a semiconductor structure at low temperature. The method includes providing the structure in a process chamber, the structure containing a Si substrate having an epitaxial Si surface area and a patterned film area thereon. A Si film is non-selectively deposited onto the structure, the Si film comprising an epitaxial Si film deposited onto the epitaxial Si surface and a non-epitaxial Si film deposited onto an exposed surface of the patterned film. The non-epitaxial Si film is selectively dry etched away to form a patterned epitaxial Si film. The Si film may be a SiGe film.

Low temperature formation of patterned epitaxial Si containing films

A method is provided for forming a Si film in sequential deposition process. The method includes providing a substrate in a process chamber, forming a chlorinated Si film by exposing the substrate to a chlorinated silane gas, and dry etching the chlorinated Si film to reduce the chlorine content of the Si film. The Si film may be deposited selectively or non-selectively on the substrate and the deposition may be self-limiting or non-self-limiting. Other embodiments provide a method for forming SiGe films in a sequential deposition process.

Sequential deposition process for forming Si-containing films

A method is provided for depositing a silicon-containing film in a micro-feature on a substrate by a low pressure deposition process in a processing system. A silicon-containing film can be formed in a micro-feature by providing a substrate in a process chamber of a processing system, and exposing a hexachlorodisilane (HCD) process gas to the substrate. A processing tool containing a processing system for forming a silicon-containing film in a micro-feature using a silicon and chlorine-containing gas such as a HCD process gas is provided. Alternatively, the micro-feature can be exposed to DCS, SiCl, and SiHClgases. Alternatively, the micro-feature can be exposed to (SiH+HCl).

Growing community of inventors

Austin, TX, United States of America

Allen John Leith