The patent badge is an abbreviated version of the USPTO patent document. The patent badge does contain a link to the full patent document.

The patent badge is an abbreviated version of the USPTO patent document. The patent badge covers the following: Patent number, Date patent was issued, Date patent was filed, Title of the patent, Applicant, Inventor, Assignee, Attorney firm, Primary examiner, Assistant examiner, CPCs, and Abstract. The patent badge does contain a link to the full patent document (in Adobe Acrobat format, aka pdf). To download or print any patent click here.

Date of Patent:
May. 08, 2018

Filed:

Nov. 16, 2016
Applicant:

Samsung Electronics Co., Ltd., Suwon-si, Gyeonggi-Do, KR;

Inventors:

Yong Hee Park, Hwaseong-si, KR;

Young Seok Song, Hwaseong-si, KR;

Young Chul Hwang, Hwaseong-si, KR;

Ui Hui Kwon, Hwaseong-si, KR;

Keun Ho Lee, Seongnam-si, KR;

Jee Soo Chang, Seoul, KR;

Jae Hee Choi, Seoul, KR;

Assignee:

SAMSUNG ELECTRONICS CO., LTD., Suwon-si, Gyeonggi-Do, KR;

Attorney:
Primary Examiner:
Int. Cl.
CPC ...
H01L 29/76 (2006.01); H01L 29/417 (2006.01); H01L 29/78 (2006.01); H01L 23/532 (2006.01); H01L 23/522 (2006.01); H01L 29/66 (2006.01);
U.S. Cl.
CPC ...
H01L 29/41791 (2013.01); H01L 23/5226 (2013.01); H01L 23/5329 (2013.01); H01L 29/41775 (2013.01); H01L 29/6653 (2013.01); H01L 29/66795 (2013.01); H01L 29/7851 (2013.01);
Abstract

There is provided a semiconductor device to enhance operating characteristics by reducing parasitic capacitance between a gate electrode and other nodes. The semiconductor device includes: a substrate including an active region, and a field region directly adjacent to the active region; a first fin-type pattern protruding from the substrate in the active region; a first gate electrode disposed on the substrate, intersecting with the first fin-type pattern and including a first portion and a second portion, the first portion intersecting with the first fin-type pattern; a second gate electrode disposed on the substrate, intersecting with the first fin-type pattern and including a third portion and a fourth portion, the fourth portion facing the second portion, and the third portion intersecting with the first fin-type pattern and facing the first portion; a first interlayer insulating structure disposed between the first portion and the third portion, being on the substrate, and having a first dielectric constant; and a second interlayer insulating structure disposed between the second portion and the fourth portion, being on the substrate, and having a second dielectric constant which is different from the first dielectric constant.


Find Patent Forward Citations

Loading…