logo

For the Inventor, By the Inventor

The patent badge is an abbreviated version of the USPTO patent document. The patent badge does contain a link to the full patent document.

The patent badge is an abbreviated version of the USPTO patent document. The patent badge covers the following: Patent number, Date patent was issued, Date patent was filed, Title of the patent, Applicant, Inventor, Assignee, Attorney firm, Primary examiner, Assistant examiner, CPCs, and Abstract. The patent badge does contain a link to the full patent document (in Adobe Acrobat format, aka pdf). To download or print any patent click here.

Patent No.:

US 9871039 B1

PDFFull Text
Date of Patent:
Jan. 16, 2018

Filed:

Dec. 28, 2015

Resistance mitigation in physical design

Applicant:

Arm Limited, Cambridge, GB;

Inventors:

Jean-Luc Pelloie, Grenoble, FR;

Marlin Wayne Frederick, Jr., Austin, TX (US);

Assignee:

ARM Limited, Cambridge, GB;

Attorneys:

Pramudji Law Group PLLC

Ari Pramudji

Primary Examiner:

Dzung Tran

Int. Cl.
CPC ...
H01L 21/70 (2006.01); H01L 27/088 (2006.01); H01L 25/00 (2006.01); G06F 17/50 (2006.01); H01L 27/092 (2006.01); H01L 21/8238 (2006.01); H01L 23/522 (2006.01); H01L 23/528 (2006.01); H01L 27/02 (2006.01);
U.S. Cl.
CPC ...
H01L 27/092 (2013.01); H01L 21/823871 (2013.01); H01L 23/528 (2013.01); H01L 23/5226 (2013.01); H01L 27/0207 (2013.01);
Abstract

Various implementations described herein are directed to an integrated circuit with mitigated resistance. The integrated circuit may include a cell having a plurality of transistors including a first transistor of a first type and a second transistor of a second type that is different from the first type. The integrated circuit may include a first wire coupling the first transistor to the second transistor. The integrated circuit may include a second wire coupling the first wire to an output routing wire. The integrated circuit may include a redundant wire further coupling the first wire to the output routing wire.

Find Patent Forward Citations

Pelloie, Jean-Luc. (2018). Resistance mitigation in physical design (U.S. Patent No. 9871039). U.S. Patent and Trademark Office. https://idiyas.com/patent/badge/9871039

Data source: USPTO (United States Patent and Trademark Office) public patent records. Weekly synchronization. How IDiyas builds this profile

Loading…