logo

For the Inventor, By the Inventor

The patent badge is an abbreviated version of the USPTO patent document. The patent badge does contain a link to the full patent document.

The patent badge is an abbreviated version of the USPTO patent document. The patent badge covers the following: Patent number, Date patent was issued, Date patent was filed, Title of the patent, Applicant, Inventor, Assignee, Attorney firm, Primary examiner, Assistant examiner, CPCs, and Abstract. The patent badge does contain a link to the full patent document (in Adobe Acrobat format, aka pdf). To download or print any patent click here.

Patent No.:

US 9772858 B1

PDFFull Text
Expired
Date of Patent:
Sep. 26, 2017

Filed:

Apr. 20, 2012

Multi-root peripheral component interconnect manager

Applicants:

Balaji Kanigicherla, Andhra Pradesh, IN;

Dhanumjai Pasumarthy, Andhra Pradesh, IN;

Naga Murali Medeme, Andhra Pradesh, IN;

Shabbir Haider, Andhra Pradesh, IN;

Raja Babu Mailapalli, Andhra Pradesh, IN;

Kishor Arumilli, Andhra Pradesh, IN;

Chandra Kumar Chettiar, Andhra Pradesh, IN;

Inventors:

Balaji Kanigicherla, Andhra Pradesh, IN;

Dhanumjai Pasumarthy, Andhra Pradesh, IN;

Naga Murali Medeme, Andhra Pradesh, IN;

Shabbir Haider, Andhra Pradesh, IN;

Raja Babu Mailapalli, Andhra Pradesh, IN;

Kishor Arumilli, Andhra Pradesh, IN;

Chandra Kumar Chettiar, Andhra Pradesh, IN;

Assignee:

Ineda Systems Inc., Santa Clara, CA (US);

Attorney:

Workman Nydegger

Primary Examiner:

Glenn A Auve

Int. Cl.
CPC ...
G06F 13/40 (2006.01); G06F 9/44 (2006.01); G06F 1/16 (2006.01); G06F 13/12 (2006.01);
U.S. Cl.
CPC ...
G06F 9/4413 (2013.01); G06F 1/1632 (2013.01); G06F 9/4411 (2013.01); G06F 13/12 (2013.01); G06F 13/4081 (2013.01);
Abstract

Described herein is a detachable multi-host computing system () having multiple host processors running different operating systems. In one implementation, the multi-host computing system () includes a detachable unit () and a base unit (). Each of the detachable unit () and the base unit () includes an MR-IOV switch and a MR-PCIM for controlling the MR-IOV switch. In one embodiment, the MR-PCIM for both the detachable unit () and the base unit () is configured such that a single MR-PCIM switch may be used for enumerating peripheral devices connected to the detachable unit () and the base unit () when the detachable unit () and the base unit () are in an attached mode.

Find Patent Forward Citations

Kanigicherla, Balaji. (2017). Multi-root peripheral component interconnect manager (U.S. Patent No. 9772858). U.S. Patent and Trademark Office. https://idiyas.com/patent/badge/9772858

Data source: USPTO (United States Patent and Trademark Office) public patent records. Weekly synchronization. How IDiyas builds this profile

Loading…