The patent badge is an abbreviated version of the USPTO patent document. The patent badge does contain a link to the full patent document.

The patent badge is an abbreviated version of the USPTO patent document. The patent badge covers the following: Patent number, Date patent was issued, Date patent was filed, Title of the patent, Applicant, Inventor, Assignee, Attorney firm, Primary examiner, Assistant examiner, CPCs, and Abstract. The patent badge does contain a link to the full patent document (in Adobe Acrobat format, aka pdf). To download or print any patent click here.

Date of Patent:
Jun. 13, 2017

Filed:

Mar. 22, 2013
Applicant:

Shenzhen Royole Technologies Co., Ltd., Shenzhen, CN;

Inventors:

Xiaojun Yu, Shenzhen, CN;

Peng Wei, Shenzhen, CN;

Zihong Liu, Shenzhen, CN;

Attorney:
Primary Examiner:
Int. Cl.
CPC ...
H01L 21/16 (2006.01); H01L 29/66 (2006.01); H01L 21/027 (2006.01); H01L 27/12 (2006.01); H01L 21/4763 (2006.01); H01L 29/423 (2006.01); H01L 29/786 (2006.01);
U.S. Cl.
CPC ...
H01L 29/66969 (2013.01); H01L 21/0272 (2013.01); H01L 21/47635 (2013.01); H01L 27/127 (2013.01); H01L 27/1225 (2013.01); H01L 27/1255 (2013.01); H01L 27/1288 (2013.01); H01L 29/42384 (2013.01); H01L 29/66765 (2013.01); H01L 29/7869 (2013.01); H01L 29/78696 (2013.01);
Abstract

The present invention is suitable to the field of electronic technology, and provides a method of manufacturing a thin film transistor and a pixel unit thereof, wherein when the thin film transistor is manufactured, the gate metal layer is used as a mask, and exposed from the back of the substrate to position the channel and the source and drain of the thin film transistor, so that the channel is self-aligned with the gate, and the source and drain are self-aligned with the gate and are symmetrical, and the thin film transistor thus manufactured has a small parasitic capacitance, and the circuit manufactured therewith is fast in operation, and less prone to occurring short circuit or open circuit. In the present invention, the characteristics that the channel is self-aligned with the gate, and the source and drain are self-aligned with the gate and are symmetrical avoid the alignment precision requirement on the mask plate in the production, thus reducing the need for the high precision lithographic apparatus, and reducing the costs and increasing the yield. In addition, the present process is suitable for manufacturing a pixel unit of a thin film transistor, the manufacturing process only requires four mask sets which do not require the critical alignment. As compared with other four mask processes which use the gray tone masks, the present process can increase the yield and reduce the costs.


Find Patent Forward Citations

Loading…