logo

For the Inventor, By the Inventor

The patent badge is an abbreviated version of the USPTO patent document. The patent badge does contain a link to the full patent document.

The patent badge is an abbreviated version of the USPTO patent document. The patent badge covers the following: Patent number, Date patent was issued, Date patent was filed, Title of the patent, Applicant, Inventor, Assignee, Attorney firm, Primary examiner, Assistant examiner, CPCs, and Abstract. The patent badge does contain a link to the full patent document (in Adobe Acrobat format, aka pdf). To download or print any patent click here.

Patent No.:

US 9608132 B1

PDFFull Text
Date of Patent:
Mar. 28, 2017

Filed:

Sep. 10, 2015

Optical sensor arrangement and method for generating an analog output signal

Applicant:

Ams Ag, Unterpremstaetten, AT;

Inventors:

Josef Kriebernegg, Graz, AT;

Christian Mautner, Fernitz, AT;

Herbert Lenhard, Graz, AT;

Manfred Lueger, Preding, AT;

Assignee:

AMS AG, Unterpremstaetten, AT;

Attorney:

McDermott Will & Emery LLP

Primary Examiner:

Kevin Pyo

Int. Cl.
CPC ...
H01J 40/14 (2006.01); H01L 31/02 (2006.01); G01S 17/02 (2006.01); G01S 7/487 (2006.01); H03M 1/12 (2006.01); G01V 8/10 (2006.01); G01S 17/10 (2006.01);
U.S. Cl.
CPC ...
H01L 31/02016 (2013.01); G01S 7/487 (2013.01); G01S 17/026 (2013.01); G01V 8/10 (2013.01); H01L 31/02002 (2013.01); H03M 1/129 (2013.01); G01S 17/10 (2013.01);
Abstract

An optical sensor arrangement () comprises a light sensor () that is connected to a summation node () and is designed for generating a sensor current (S), a current source (S) connected to the summation node () and designed to provide a source current (S), and an integrator () that is coupled to the summation node () and is designed for generating a first value (VP) of an integrator signal (S) by integrating during a first phase (P) and for generating a second value (VP) of the integrator signal (S) by integrating during a second phase (P). The optical sensor arrangement () comprises a sum and hold circuit () that is coupled to the integrator () and is designed to generate an analog output signal (S) as a function of a difference of the first value (VP) and the second value (VP) of the integrator signal (S).

Find Patent Forward Citations

Quick Actions:

Kriebernegg, Josef. (2017). Optical sensor arrangement and method for generating an analog output signal (U.S. Patent No. 9608132). U.S. Patent and Trademark Office. https://idiyas.com/patent/badge/9608132

Data source: USPTO (United States Patent and Trademark Office) public patent records. Weekly synchronization. How IDiyas builds this profile

Loading…