The patent badge is an abbreviated version of the USPTO patent document. The patent badge does contain a link to the full patent document.

The patent badge is an abbreviated version of the USPTO patent document. The patent badge covers the following: Patent number, Date patent was issued, Date patent was filed, Title of the patent, Applicant, Inventor, Assignee, Attorney firm, Primary examiner, Assistant examiner, CPCs, and Abstract. The patent badge does contain a link to the full patent document (in Adobe Acrobat format, aka pdf). To download or print any patent click here.

Date of Patent:
Jan. 24, 2017

Filed:

Aug. 07, 2013
Applicant:

Innovaciones Microelectrónicas S.l., Sevilla, ES;

Inventors:
Assignee:
Attorney:
Primary Examiner:
Int. Cl.
CPC ...
H03M 1/12 (2006.01); H04N 5/378 (2011.01); H03M 1/06 (2006.01); H03M 1/14 (2006.01); H04N 5/374 (2011.01); H03M 1/36 (2006.01); H03M 1/00 (2006.01); H03M 1/56 (2006.01); H03M 3/00 (2006.01);
U.S. Cl.
CPC ...
H04N 5/378 (2013.01); H03M 1/002 (2013.01); H03M 1/0607 (2013.01); H03M 1/145 (2013.01); H03M 3/46 (2013.01); H04N 5/374 (2013.01); H03M 1/00 (2013.01); H03M 1/12 (2013.01); H03M 1/123 (2013.01); H03M 1/1225 (2013.01); H03M 1/365 (2013.01); H03M 1/56 (2013.01); H03M 3/39 (2013.01);
Abstract

The present invention relates to a two- or multiple-stage analog to digital converter. The converter preferably includes an incremental ADC in the first stage. The incremental ADC comprises an integrator and a comparator. After the predefined number of comparisons performed by the comparator, the output of the integrator appropriately scaled is provided to the second stage where it is further sampled. In particular, the scaling gain is inversely proportional to the integrator gain. The second ADC performs the conversion of the remaining least significant bits and then the output of both stages is combined. Moreover, a calibration and correction approaches are provided for the multi-stage ADC.


Find Patent Forward Citations

Loading…