The patent badge is an abbreviated version of the USPTO patent document. The patent badge does contain a link to the full patent document.

The patent badge is an abbreviated version of the USPTO patent document. The patent badge covers the following: Patent number, Date patent was issued, Date patent was filed, Title of the patent, Applicant, Inventor, Assignee, Attorney firm, Primary examiner, Assistant examiner, CPCs, and Abstract. The patent badge does contain a link to the full patent document (in Adobe Acrobat format, aka pdf). To download or print any patent click here.

Date of Patent:
Oct. 25, 2016

Filed:

Apr. 10, 2015
Applicant:

Raytheon Company, Waltham, MA (US);

Inventor:

Adrian D. Williams, Methuen, MA (US);

Assignee:

Raytheon Company, Waltham, MA (US);

Attorney:
Primary Examiner:
Int. Cl.
CPC ...
H01L 21/02 (2006.01); H01L 29/778 (2006.01); H01L 29/66 (2006.01); H01L 29/47 (2006.01); H01L 21/768 (2006.01); H01L 21/311 (2006.01); H01L 23/31 (2006.01); H01L 29/205 (2006.01); H01L 23/66 (2006.01);
U.S. Cl.
CPC ...
H01L 29/7787 (2013.01); H01L 21/0217 (2013.01); H01L 21/02274 (2013.01); H01L 21/31116 (2013.01); H01L 21/76805 (2013.01); H01L 21/76829 (2013.01); H01L 21/76895 (2013.01); H01L 23/3171 (2013.01); H01L 23/66 (2013.01); H01L 29/205 (2013.01); H01L 29/475 (2013.01); H01L 29/66439 (2013.01); H01L 2223/6672 (2013.01); H01L 2223/6683 (2013.01);
Abstract

A method for forming a semiconductor structure having a transistor device with a control electrode for controlling a flow of carriers between a first electrode and a second electrode. A passivation layer is deposited over the first electrode, the second electrode and the control electrode. An etch stop layer is deposited on the passivation layer over the control electrode. The etch stop layer includes the etch stop layer comprising: a first etch stop layer on the passivation layer, a buffer layer on the first etch stop layer, and a second etch stop layer on the buffer layer. A dielectric layer is formed over the etch stop layer. A window is etched through a selected region in the dielectric layer over the control electrode, to expose a portion of the etch stop layer disposed over the control electrode. A metal layer is formed on a portion of the etch stop layer and the dielectric layer is also formed on the metal layer. A second metal layer is deposited on the portion of the dielectric layer formed on the first mentioned metal layer.


Find Patent Forward Citations

Loading…