The patent badge is an abbreviated version of the USPTO patent document. The patent badge does contain a link to the full patent document.

The patent badge is an abbreviated version of the USPTO patent document. The patent badge covers the following: Patent number, Date patent was issued, Date patent was filed, Title of the patent, Applicant, Inventor, Assignee, Attorney firm, Primary examiner, Assistant examiner, CPCs, and Abstract. The patent badge does contain a link to the full patent document (in Adobe Acrobat format, aka pdf). To download or print any patent click here.

Date of Patent:
Sep. 20, 2016

Filed:

Feb. 16, 2015
Applicant:

Crossfire Technologies, Inc., Eden Prairie, MN (US);

Inventors:

Kevin Atkinson, Chanhassen, MN (US);

Clifford H. Boler, Eden Prairie, MN (US);

Assignee:

CrossFire Technologies, Inc., Eden Prairie, MN (US);

Attorney:
Primary Examiner:
Int. Cl.
CPC ...
G11C 5/02 (2006.01); G11C 5/06 (2006.01); G11C 7/00 (2006.01); G11C 5/04 (2006.01); G11C 7/10 (2006.01); H01L 25/065 (2006.01); H01L 23/538 (2006.01); H03K 19/0175 (2006.01); H01L 23/00 (2006.01); H01L 23/50 (2006.01); H01L 23/522 (2006.01); H01L 23/528 (2006.01); G11C 11/4096 (2006.01); H01L 21/683 (2006.01); H01L 21/56 (2006.01);
U.S. Cl.
CPC ...
H01L 25/0657 (2013.01); H01L 23/50 (2013.01); H01L 23/528 (2013.01); H01L 23/5226 (2013.01); H01L 23/5382 (2013.01); H01L 23/5389 (2013.01); H01L 24/14 (2013.01); H01L 24/19 (2013.01); H03K 19/017581 (2013.01); G11C 5/02 (2013.01); G11C 5/025 (2013.01); G11C 5/06 (2013.01); G11C 7/10 (2013.01); G11C 7/1069 (2013.01); G11C 11/4096 (2013.01); H01L 21/568 (2013.01); H01L 21/6835 (2013.01); H01L 2224/04105 (2013.01); H01L 2224/16113 (2013.01); H01L 2224/16145 (2013.01); H01L 2224/24137 (2013.01); H01L 2225/06513 (2013.01); H01L 2225/06548 (2013.01); H01L 2924/0002 (2013.01); H01L 2924/14 (2013.01);
Abstract

Multiple integrated circuits (ICs) die, from different wafers, can be picked-and-placed, front-side planarized using a vacuum applied to a planarizing disk, and attached to each other or a substrate. The streets between the IC die can be filled, and certain techniques or fixtures allow application of monolithic semiconductor wafer processing for interconnecting different die. High density I/O connections between different IC die can be obtained using structures and techniques for aligning vias to I/O structures, and programmably routing IC I/O lines to appropriate vias. Existing IC die can be retrofitted for such interconnection to other IC die, such as by using similar techniques or tools.


Find Patent Forward Citations

Quick Actions:

Atkinson, Kevin. (2016). Accessing or interconnecting integrated circuits (U.S. Patent No. 9449952). U.S. Patent and Trademark Office. https://idiyas.com/patent/badge/9449952

Data source: USPTO (United States Patent and Trademark Office) public patent records. Weekly synchronization. How IDiyas builds this profile

Loading…