The patent badge is an abbreviated version of the USPTO patent document. The patent badge does contain a link to the full patent document.

The patent badge is an abbreviated version of the USPTO patent document. The patent badge covers the following: Patent number, Date patent was issued, Date patent was filed, Title of the patent, Applicant, Inventor, Assignee, Attorney firm, Primary examiner, Assistant examiner, CPCs, and Abstract. The patent badge does contain a link to the full patent document (in Adobe Acrobat format, aka pdf). To download or print any patent click here.

Patent No.:

US 9425801 B1

PDF
Full Text
Expired
Date of Patent:
Aug. 23, 2016

Filed:

Apr. 21, 2015
Applicant:

Kabushiki Kaisha Toshiba, Tokyo, JP;

Inventors:

Shinichi Yasuda, Tokyo, JP;

Kosuke Tatsumura, Kanagawa, JP;

Mari Matsumoto, Kanagawa, JP;

Masato Oda, Kanagawa, JP;

Assignee:
Attorney:
Primary Examiner:
Int. Cl.
CPC ...
H03K 19/177 (2006.01); H03K 19/173 (2006.01);
U.S. Cl.
CPC ...
H03K 19/17748 (2013.01); H03K 19/1778 (2013.01);
Abstract

A programmable logic circuit according to an embodiment includes: a first programmable device with a first and second terminals, a resistance of the first programmable device being changeable from a high resistance to a low resistance; a second programmable device with a third and fourth terminals, a resistance of the second programmable device being changeable from a high resistance to a low resistance; a first wiring line to which the first terminal is connected; a second wiring line to which the third terminal is connected; a third wiring line to which the second terminal and the fourth terminal are connected; and a fuse element of which one terminal is connected to the third wiring line.


Find Patent Forward Citations

Yasuda, Shinichi. (2016). Programmable logic circuit and nonvolatile fpga (U.S. Patent No. 9425801). U.S. Patent and Trademark Office. https://idiyas.com/patent/badge/9425801

Data source: USPTO (United States Patent and Trademark Office) public patent records. Weekly synchronization. How IDiyas builds this profile

Loading…