The patent badge is an abbreviated version of the USPTO patent document. The patent badge does contain a link to the full patent document.

The patent badge is an abbreviated version of the USPTO patent document. The patent badge covers the following: Patent number, Date patent was issued, Date patent was filed, Title of the patent, Applicant, Inventor, Assignee, Attorney firm, Primary examiner, Assistant examiner, CPCs, and Abstract. The patent badge does contain a link to the full patent document (in Adobe Acrobat format, aka pdf). To download or print any patent click here.

Date of Patent:
Mar. 22, 2016

Filed:

Nov. 07, 2013
Applicant:

Nantong Fujitsu Microelectronics Co., Ltd., Nantong, CN;

Inventors:

Chang-Ming Lin, Nantong, CN;

Yu-Juan Tao, Nantong, CN;

Attorney:
Primary Examiner:
Int. Cl.
CPC ...
H01L 21/285 (2006.01); H01L 23/00 (2006.01); H01L 21/28 (2006.01); H01L 23/36 (2006.01); H01L 23/367 (2006.01); H01L 23/498 (2006.01); H01L 23/31 (2006.01);
U.S. Cl.
CPC ...
H01L 21/28587 (2013.01); H01L 21/28 (2013.01); H01L 23/36 (2013.01); H01L 23/3677 (2013.01); H01L 23/49861 (2013.01); H01L 24/02 (2013.01); H01L 24/11 (2013.01); H01L 24/13 (2013.01); H01L 24/14 (2013.01); H01L 24/17 (2013.01); H01L 24/81 (2013.01); H01L 23/3121 (2013.01); H01L 24/03 (2013.01); H01L 24/05 (2013.01); H01L 24/06 (2013.01); H01L 24/16 (2013.01); H01L 24/83 (2013.01); H01L 24/94 (2013.01); H01L 2224/0239 (2013.01); H01L 2224/02311 (2013.01); H01L 2224/02313 (2013.01); H01L 2224/02331 (2013.01); H01L 2224/0345 (2013.01); H01L 2224/03612 (2013.01); H01L 2224/03614 (2013.01); H01L 2224/03912 (2013.01); H01L 2224/0401 (2013.01); H01L 2224/05025 (2013.01); H01L 2224/05124 (2013.01); H01L 2224/05139 (2013.01); H01L 2224/05144 (2013.01); H01L 2224/05147 (2013.01); H01L 2224/05624 (2013.01); H01L 2224/05639 (2013.01); H01L 2224/05644 (2013.01); H01L 2224/05647 (2013.01); H01L 2224/06102 (2013.01); H01L 2224/119 (2013.01); H01L 2224/1132 (2013.01); H01L 2224/1147 (2013.01); H01L 2224/1191 (2013.01); H01L 2224/11462 (2013.01); H01L 2224/11825 (2013.01); H01L 2224/11849 (2013.01); H01L 2224/11903 (2013.01); H01L 2224/131 (2013.01); H01L 2224/136 (2013.01); H01L 2224/13024 (2013.01); H01L 2224/1357 (2013.01); H01L 2224/13076 (2013.01); H01L 2224/13082 (2013.01); H01L 2224/13084 (2013.01); H01L 2224/13111 (2013.01); H01L 2224/13147 (2013.01); H01L 2224/13541 (2013.01); H01L 2224/13562 (2013.01); H01L 2224/13582 (2013.01); H01L 2224/13609 (2013.01); H01L 2224/13611 (2013.01); H01L 2224/13639 (2013.01); H01L 2224/13644 (2013.01); H01L 2224/13655 (2013.01); H01L 2224/14051 (2013.01); H01L 2224/16225 (2013.01); H01L 2224/16227 (2013.01); H01L 2224/16245 (2013.01); H01L 2224/17106 (2013.01); H01L 2224/17519 (2013.01); H01L 2224/73204 (2013.01); H01L 2224/81191 (2013.01); H01L 2224/81424 (2013.01); H01L 2224/81447 (2013.01); H01L 2224/831 (2013.01); H01L 2224/92 (2013.01); H01L 2224/92125 (2013.01); H01L 2224/94 (2013.01); H01L 2924/12042 (2013.01); H01L 2924/15787 (2013.01); H01L 2924/15788 (2013.01); H01L 2924/181 (2013.01);
Abstract

A semiconductor packaging method is provided. The method includes providing a semiconductor substrate. The semiconductor substrate has a first surface and a second surface, and an electroplating seed layer on the first surface of the semiconductor substrate. The method also includes forming a plurality of columnar electrodes over the electroplating seed layer, where the columnar electrodes include first columnar electrodes and second columnar electrodes. Further, the method includes forming a diffusion barrier layer over the first columnar electrodes and the second columnar electrodes, forming a plurality of first solder balls over the diffusion barrier layer on the first columnar electrodes. The method also includes providing a packaging substrate having solder terminals corresponding to the first solder balls, and mounting the semiconductor substrate onto the packaging substrate in a flipped position, such that the first solder balls are connected with the solder terminals.


Find Patent Forward Citations

Quick Actions:

Lin, Chang-Ming. (2016). Semiconductor packaging structure and method (U.S. Patent No. 9293338). U.S. Patent and Trademark Office. https://idiyas.com/patent/badge/9293338

Data source: USPTO (United States Patent and Trademark Office) public patent records. Weekly synchronization. How IDiyas builds this profile

Loading…