The patent badge is an abbreviated version of the USPTO patent document. The patent badge does contain a link to the full patent document.

The patent badge is an abbreviated version of the USPTO patent document. The patent badge covers the following: Patent number, Date patent was issued, Date patent was filed, Title of the patent, Applicant, Inventor, Assignee, Attorney firm, Primary examiner, Assistant examiner, CPCs, and Abstract. The patent badge does contain a link to the full patent document (in Adobe Acrobat format, aka pdf). To download or print any patent click here.

Date of Patent:
Feb. 16, 2016

Filed:

Feb. 24, 2014
Applicant:

Kabushiki Kaisha Toshiba, Minato-ku, JP;

Inventors:

Hiroshi Ito, Kanagawa-ken, JP;

Hiroshi Maejima, Tokyo, JP;

Assignee:

KABUSHIKI KAISHA TOSHIBA, Minato-ku, JP;

Attorney:
Primary Examiner:
Int. Cl.
CPC ...
G11C 11/34 (2006.01); G11C 16/06 (2006.01); G11C 16/26 (2006.01); G11C 16/10 (2006.01); G11C 16/14 (2006.01); G11C 16/04 (2006.01); G11C 16/08 (2006.01); G11C 16/24 (2006.01);
U.S. Cl.
CPC ...
G11C 16/26 (2013.01); G11C 16/0483 (2013.01); G11C 16/08 (2013.01); G11C 16/10 (2013.01); G11C 16/14 (2013.01); G11C 16/24 (2013.01);
Abstract

According to one embodiment, a semiconductor memory device includes a first sub-array including a plurality of first memory cells; a second sub-array including a plurality of second memory cells; a first bit line electrically connected to a first group of the first memory cells; a second bit line electrically connected to a first group of the second memory cells; a bit line connection unit configured to connect the first bit line and the second bit line; a first sense amplifier configured to receive a first voltage from either of the first bit line and the second bit line in a read operation, and transfer a second voltage either of the first bit line and the second bit line in a write operation; a first source line electrically connected to the first memory cells; a second source line electrically connected to the second memory cells; and a source line driver configured to apply voltages to the first source line and the second source line.


Find Patent Forward Citations

Loading…